Ciena Corporation

United States of America

Back to Profile

1-100 of 2,189 for Ciena Corporation and 3 subsidiaries Sort by
Query
Aggregations
IP Type
        Patent 2,158
        Trademark 31
Jurisdiction
        United States 1,899
        World 224
        Canada 61
        Europe 5
Owner / Subsidiary
[Owner] Ciena Corporation 2,170
Ciena Luxembourg S.a.r.l. 58
Packet Design, LLC 3
Ciena Luxembourg S.a.r.l. 3
Date
New (last 4 weeks) 20
2026 May (MTD) 18
2026 April 12
2026 March 23
2026 February 15
See more
IPC Class
H04J 14/02 - Wavelength-division multiplex systems 244
H04Q 11/00 - Selecting arrangements for multiplex systems 193
H04L 12/24 - Arrangements for maintenance or administration 176
H04B 10/079 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal 166
H04L 12/26 - Monitoring arrangements; Testing arrangements 122
See more
NICE Class
09 - Scientific and electric apparatus and instruments 29
42 - Scientific, technological and industrial services, research and design 12
38 - Telecommunications services 7
37 - Construction and mining; installation and repair services 4
41 - Education, entertainment, sporting and cultural services 4
Status
Pending 261
Registered / In Force 1,928
  1     2     3     ...     22        Next Page

1.

METHOD AND APPARATUS FOR REDUCING OPTICAL INTERFERENCE IN AN OPTICAL MODEM

      
Application Number 18960513
Status Pending
Filing Date 2024-11-26
First Publication Date 2026-05-28
Owner CIENA CORPORATION (USA)
Inventor
  • Kuntze, Scott
  • Betty, Ian
  • Vitic, Michael
  • Hartman, Ronald

Abstract

Aspects of the subject disclosure may include, for example, an optical modem that includes a tunable optical separator that separates optical signals into distinct wavelengths, resulting in a first optical signal with a first wavelength and a second optical signal with a second wavelength. A controller detects crosstalk between these signals due to operational variances in the tunable optical separator and performs adjustments to the tunable optical separator to reduce crosstalk. Other embodiments are disclosed.

IPC Classes  ?

  • G02B 6/293 - Optical coupling means having data bus means, i.e. plural waveguides interconnected and providing an inherently bidirectional system by mixing and splitting signals with wavelength selective means
  • G02B 6/12 - Light guidesStructural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
  • H04B 10/077 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using a supervisory or additional signal
  • H04B 15/00 - Suppression or limitation of noise or interference

2.

CONTROLLING RECEIVER LOCAL OSCILLATOR POWER IN A COHERENT MODEM TO IMPROVE SNR AND INCREASE RECEIVER DYNAMIC RANGE

      
Application Number 19176470
Status Pending
Filing Date 2025-04-11
First Publication Date 2026-05-28
Owner Ciena Corporation (USA)
Inventor
  • Kuntze, Scott
  • Vitic, Michael
  • Betty, Ian
  • Hartman, Ronald

Abstract

Aspects of the subject disclosure may include, for example, mixing a local oscillator (LO) signal produced by a LO source and an incoming optical signal to produce a beat signal having a beat signal power, monitoring the beat signal power, and responsive to the monitoring, adjusting an optical power of the LO signal to control the beat signal power. Other embodiments are disclosed.

IPC Classes  ?

  • H04B 10/564 - Power control
  • H04B 10/079 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal
  • H04B 10/50 - Transmitters
  • H04B 10/67 - Optical arrangements in the receiver

3.

METHOD AND APPARATUS FOR REGULATING POWER SUPPLIED BY A LOCAL OSCILLATOR SOURCE IN AN OPTICAL MODEM

      
Application Number 18960609
Status Pending
Filing Date 2024-11-26
First Publication Date 2026-05-28
Owner CIENA CORPORATION (USA)
Inventor
  • Kuntze, Scott
  • Hartman, Ronald
  • Vitic, Michael
  • Betty, Ian

Abstract

Aspects of the subject disclosure may include, for example, mixing a local oscillator (LO) signal produced by a LO source and an incoming optical signal to produce a received optical signal directed to one or more photodetectors to produce a photocurrent that is supplied to an amplifier, monitoring the photocurrent supplied to the amplifier, and responsive to the monitoring, causing the LO source to perform an adjustment of an optical power of the LO signal to control the photocurrent supplied to the amplifier to avoid an overload condition. Other embodiments are disclosed.

IPC Classes  ?

4.

Optical Architectural Solution for Coherent Burst Mode Transmitter

      
Application Number 18989184
Status Pending
Filing Date 2024-12-20
First Publication Date 2026-05-28
Owner Ciena Corporation (USA)
Inventor
  • Harley, James
  • Mcghan, Douglas
  • Vitic, Michael
  • Chedore, Paul

Abstract

A method of operating a coherent transmitter in a time division multiple access (TDMA) system includes operating in an OFF state while the coherent transmitter is not assigned to transmit data in the TDMA system, wherein operating in the OFF state comprises generating a laser output having a dummy frequency different from an active frequency used to transmit data in the TDMA system; and operating in an ON state while the coherent transmitter is assigned to transmit data in the TDMA system, wherein operating in the ON state comprises generating an active laser output having the active frequency and modulating the active laser output using a modulator. Advantageously, the coherent transmitter can be used at an optical network unit (ONU) in a coherent passive optical network (CPON).

IPC Classes  ?

  • H04J 3/16 - Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
  • H04B 10/50 - Transmitters
  • H04B 10/61 - Coherent receivers

5.

MANAGING EVANESCENT OPTICAL COUPLING IN PHOTONIC INTEGRATED CIRCUITS

      
Application Number 19446470
Status Pending
Filing Date 2026-01-12
First Publication Date 2026-05-21
Owner Ciena Corporation (USA)
Inventor
  • Painchaud, Yves
  • Picard, Marie-Josee
  • Bois, Antoine

Abstract

A first waveguide core structure (WCS) is configured to confine an optical wave (OW) at a first wavelength to a first mode and a second wavelength to a second mode, each over a coupling region (CR). A second WCS is configured to confine an OW at the first wavelength to a third mode and the second wavelength to a fourth mode, each over the CR. The CR comprises a structure in which portions of the first and second WCS are in proximity over a coupling distance and provides a first coupling between the first and third mode, at a first location, that is greater than a second coupling between the second and fourth mode at the first location, and a third coupling between the second and fourth mode, at a second location, that is greater than a fourth coupling between the first and third mode at the second location.

IPC Classes  ?

  • G02B 6/12 - Light guidesStructural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
  • G02B 6/125 - Bends, branchings or intersections
  • G02B 6/293 - Optical coupling means having data bus means, i.e. plural waveguides interconnected and providing an inherently bidirectional system by mixing and splitting signals with wavelength selective means

6.

TRANSMITTER QUALITY METRIC FOR A STANDALONE ESTIMATE OF COHERENT OPTICAL TRANSMITTER PERFORMANCE

      
Application Number US2025055073
Publication Number 2026/107019
Status In Force
Filing Date 2025-11-12
Publication Date 2026-05-21
Owner CIENA CORPORATION (USA)
Inventor
  • Jakober, Lukas
  • Maniloff, Eric
  • Jamal, Riyaz
  • Borowiec, Andrzej
  • Betty, Ian

Abstract

txtxtxtx) is a difference between a RSNR to achieve a required pre-forward error correction, FEC, bit error rate, BER, and a theoretically required RSNR for an ideal modem (20).

IPC Classes  ?

  • H04B 10/077 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using a supervisory or additional signal
  • H01S 3/13 - Stabilisation of laser output parameters, e.g. frequency or amplitude
  • H04B 17/10 - MonitoringTesting of transmitters

7.

Border Gateway Protocol Outbound Route Filtering Using Community Attribute

      
Application Number 19006465
Status Pending
Filing Date 2024-12-31
First Publication Date 2026-05-21
Owner Ciena Corporation (USA)
Inventor
  • Dharmshaktu, Anil
  • Saini, Parul
  • Dhillon, Param Preet
  • Munjal, Varun

Abstract

Systems and methods for border gateway protocol (BGP) outbound route filtering (ORF) using community attribute include, responsive to tagging one or more prefixes in border gateway protocol (BGP) with one or more community attributes for outbound route filtering (ORF) in a network, transmitting a single route refresh message with the one or more community attributes to a BGP peer router for purposes of the BGP peer router applying the ORF based on the one or more community attributes; and receiving prefixes from the BGP peer router based on the ORF applied at the BGP peer router.

IPC Classes  ?

  • H04L 45/748 - Address table lookupAddress filtering using longest matching prefix
  • H04L 45/02 - Topology update or discovery

8.

FORWARD-MOUNTED CPU FOR VERTICALLY MOUNTED ASIC SWITCH BOX

      
Application Number 18939187
Status Pending
Filing Date 2024-11-06
First Publication Date 2026-05-21
Owner CIENA CORPORATION (USA)
Inventor
  • Cole, Christopher Robert
  • Winzer, Peter Johannes

Abstract

An apparatus includes a housing capable of being mounted in a rack and a vertically oriented switch card. The vertically oriented switch card includes one or more vertically oriented application-specific integrated circuits (ASICs) mounted on the vertically oriented switch card. The apparatus includes a two-dimensional arrangement of plug ports, each plug port being configured to receive a pluggable optical module. The apparatus includes a two-dimensional arrangement of channel intakes, each channel intake being positioned adjacent to at least one of the plug ports of the two dimensional arrangements of plug ports and each channel intake receives air and directs the received air towards an interior of the housing capable of being mounted in a rack. The apparatus includes a central processing unit (CPU) positioned forward relative to the vertically oriented switch card. The CPU is oriented vertically relative to the vertically oriented switch card.

IPC Classes  ?

9.

CONFIGURING WAVEGUIDING STRUCTURES FOR DETECTING OPTICAL WAVES

      
Application Number 19380214
Status Pending
Filing Date 2025-11-05
First Publication Date 2026-05-14
Owner Ciena Corporation (USA)
Inventor
  • Baudot, Charles
  • Afsharipour, Elnaz
  • Picard, Marie-Josee

Abstract

An apparatus for detecting optical waves comprises one or more closed-loop waveguiding structures (CWSs) formed from a core material, each CWS configured to guide optical waves along a closed-loop path. A coupling waveguiding structure is formed from the core material comprising: a first optical coupling portion configured to optically couple at least a portion of an optical wave propagating through the coupling waveguiding structure into the first CWS, and a second optical coupling portion configured to optically couple at least a portion of an optical wave propagating through the coupling waveguiding structure into the first CWS. A first absorbing structure is in optical communication with the first CWS. Circuitry is configured to detect optical waves at least partially absorbed by the first absorbing structure. The coupling waveguiding structure is configured to guide optical waves along a path outside the one or more CWSs.

IPC Classes  ?

10.

Prioritizing multicast streams in Internet Group Management Protocol (IGMP) networks

      
Application Number 19032364
Status Pending
Filing Date 2025-01-20
First Publication Date 2026-05-14
Owner Ciena Corporation (USA)
Inventor
  • Lnu, Priyanshu
  • Aggarwal, Ashutosh

Abstract

Systems and methods for prioritizing multicast streams in an Internet Group Management Protocol (IGMP) network are provided. According to one implementation, a method includes detecting a reboot scenario in a network environment; querying a plurality of hosts regarding membership in a plurality of IGMP multicast streams according to one or more predefined priority levels; receiving membership reports from the plurality of hosts, wherein the membership reports indicate whether each host wishes to join or leave one or more of the IGMP multicast streams; and requesting a server to restart the plurality of IGMP multicast streams according to the one or more predefined priority levels.

IPC Classes  ?

  • H04L 12/18 - Arrangements for providing special services to substations for broadcast or conference
  • H04L 12/46 - Interconnection of networks

11.

Transmitter Quality Metric for a standalone estimate of Coherent Optical Transmitter Performance

      
Application Number 18944101
Status Pending
Filing Date 2024-11-12
First Publication Date 2026-05-14
Owner Ciena Corporation (USA)
Inventor
  • Jakober, Lukas
  • Maniloff, Eric
  • Jamal, Riyaz
  • Borowiec, Andrzej
  • Betty, Ian

Abstract

Systems and methods for a transmitter quality metric (TQM) for a standalone estimate of coherent optical transmitter performance include, responsive to defining a reference receiver having known parameters, conducting noise loading on an output signal from a transmitter under test; utilizing the reference receiver and a calculation to determine a transmitter only required signal-to-noise ratio (RSNR) penalty, ΔRSNRtx; and providing the ΔRSNRtx as a transmitter quality metric (TQM). The transmitter only RSNR penalty is a difference between a RSNR to achieve a required pre-forward error correction (FEC) bit error rate (BER) and a theoretically required RSNR for an ideal modem.

IPC Classes  ?

  • H04L 5/00 - Arrangements affording multiple use of the transmission path
  • H04L 1/20 - Arrangements for detecting or preventing errors in the information received using signal-quality detector

12.

Parallel Single Mode Ganged Optical Circuit Switch

      
Application Number 18945892
Status Pending
Filing Date 2024-11-13
First Publication Date 2026-05-14
Owner Ciena Corporation (USA)
Inventor
  • Boertjes, David W.
  • Frankel, Michael Y.
  • Pelekhaty, Vladimir
  • Rivaud, Daniel

Abstract

A ganged optical circuit switch includes an input array and an output array each having a set of ports; a first switching plane and a second switching plane disposed between the input array and the output array, each having a plurality of switching elements; and one or more multiplexing lenses located between the input array and the output array, configured to perform angular multiplexing of a group of the set of ports where all channels from the group are on a single switching element of the plurality of switching elements. The group of the set of ports can correspond to a parallel single mode (PSM) optical transceiver, such that the angular multiplexing reduces the number of switching elements by a number of channels on the PSM optical transceiver.

IPC Classes  ?

  • G02B 6/35 - Optical coupling means having switching means

13.

APPARATUSES AND METHODS FOR FACILITATING A SUBSTRATE-TO-FLEX TRANSITION FOR HIGH-FREQUENCY AND HIGH-SPEED APPLICATIONS

      
Application Number 18947215
Status Pending
Filing Date 2024-11-14
First Publication Date 2026-05-14
Owner CIENA CORPORATION (USA)
Inventor
  • Deng, Shuhui
  • Tournier, Hugues

Abstract

Aspects of the subject disclosure may include, for example, a structure or apparatus for use as part of one or more circuits. The structure may include a first region including a flexible circuit, a second region including a transition region, the second region coupled to the first region, and a third region including a substrate region, the third region coupled to the second region. A solder height or distance between the flexible circuit and the substrate region may be equal to approximately 50 micrometers. Other embodiments are disclosed.

IPC Classes  ?

  • H05K 1/18 - Printed circuits structurally associated with non-printed electric components
  • H05K 1/02 - Printed circuits Details
  • H05K 1/11 - Printed elements for providing electric connections to or between printed circuits
  • H05K 3/24 - Reinforcing of the conductive pattern

14.

FLEXO/ZR SUBRATING AND PARTIAL SURVIVABILITY

      
Document Number 03308076
Status Pending
Filing Date 2022-03-09
Open to Public Date 2026-05-13
Owner CIENA CORPORATION (USA)
Inventor Gareau, Sebastien

IPC Classes  ?

  • H04B 10/03 - Arrangements for fault recovery
  • H04B 10/80 - Optical aspects relating to the use of optical transmission for specific applications, not provided for in groups , e.g. optical power feeding or optical transmission through water

15.

COMPACT HIGH FREQUENCY CLOCK GENERATION

      
Application Number 18934571
Status Pending
Filing Date 2024-11-01
First Publication Date 2026-05-07
Owner Ciena Corporation (USA)
Inventor
  • Lam, Jerry Yee-Tung
  • Mcpherson, Douglas Stuart
  • Greshishchev, Yuriy

Abstract

Described herein are apparatus and methods for compact high frequency clock generation. A high frequency clock generation circuit includes a differential frequency doubler configured to generate a differential FS/2 frequency clock from a differential FS/4 frequency clock using two input clock phases, and a multistage clock driver configured to at least correct asymmetry of the differential FS/2 frequency clock generated by the differential frequency doubler.

IPC Classes  ?

  • G06F 1/06 - Clock generators producing several clock signals

16.

Flexible and Scalable Automatic Next-Hop Resolution in Traffic Engineering Networks

      
Application Number 19440408
Status Pending
Filing Date 2026-01-05
First Publication Date 2026-05-07
Owner Ciena Corporation (USA)
Inventor
  • Gamage, Amila Pradeep Kumara Tharaperiya
  • Sivabalan, Muthurajah

Abstract

Systems and methods are provided for flexible and scalable Automatic Next-Hop Resolution (ANR) in Traffic Engineering (TE) networks using color-templates. A Customer Edge (CE) router associates a color with an advertised prefix and communicates the colored prefix to a node in a service provider network, such as a Provider Edge (PE) router or Border Router (BR). Upon receipt of the colored prefix, the node requests a controller to generate a Segment Routing (SR) policy or tunnel based on a color-template corresponding to the color. The controller maintains the color-templates, computes paths subject to template-defined parameters and constraints, and returns SR policy or tunnel information for installation at the requesting node. When the CE changes the color associated with the prefix, the node triggers generation of a new policy or tunnel based on the updated color-template. Default templates and template update handling are also supported, reducing provider-side configuration and improving operational scalability.

IPC Classes  ?

  • H04L 45/02 - Topology update or discovery
  • H04L 45/00 - Routing or path finding of packets in data switching networks

17.

HIGH-SPEED DIGITAL TO ANALOG CONVERTER WITH HIGH-SPEED INTERLEAVER AND MISALIGNMENT DETECTOR

      
Application Number 18934558
Status Pending
Filing Date 2024-11-01
First Publication Date 2026-05-07
Owner Ciena Corporation (USA)
Inventor
  • Lam, Jerry Yee-Tung
  • Mcpherson, Douglas Stuart
  • Greshishchev, Yuriy

Abstract

Described is a high-speed digital-to-analog converter (DAC) with an interleaver and misalignment detector. The interleaver has a first pair of differential pair ports to receive a first data stream from a first sub-DAC and a second pair of differential pair ports to receive a second data stream from a second sub-DAC. Each of the first and second pair of differential pair ports are alternately selected or alternately selected identically clocked by a differential sampling frequency (FS)/2 (FS/2) frequency clock to generate output signals. A set of transmission wires combine certain output signals from the first pair of differential pair ports with certain output signals from the second pair of differential pair ports to generate a device output signal. A first transmission wire and a second transmission wire have a defined degree of crossover to reduce differential FS/2 frequency clock feedthrough with minimal change on a device output signal.

IPC Classes  ?

18.

Delay-based Availability as a TE attribute for Segment Routing

      
Application Number 18989840
Status Pending
Filing Date 2024-12-20
First Publication Date 2026-05-07
Owner Ciena Corporation (USA)
Inventor
  • Verma, Pankaj
  • Mittal, Aditya

Abstract

Systems and methods for delay-based availability include performing delay measurements with one or more nodes in the Segment Routing network on corresponding links to the one or more nodes; utilizing the delay measurements to determine delay-based availability of the corresponding links to the one or more nodes, wherein the delay-based availability describes how often a given link of the corresponding links is available in terms of quantum time intervals over a measurement interval; and advertising details of the delay-based availability in the Segment Routing network for use as a delay-based availability metric for use as a traffic engineering (TE) metric.

IPC Classes  ?

19.

DATA PROCESSING SYSTEMS INCLUDING OPTICAL COMMUNICATION MODULES

      
Application Number 19398333
Status Pending
Filing Date 2025-11-24
First Publication Date 2026-04-30
Owner CIENA CORPORATION (USA)
Inventor
  • Winzer, Peter Johannes
  • Sawyer, Brett Michael Dunn
  • Zhang, Ron
  • Pupalaikis, Peter James
  • Giles, Clinton Randy
  • De Valicourt, Guilhem
  • Proesel, Jonathan

Abstract

A system includes a housing and a first circuit board positioned inside the housing. The housing has a top panel, a bottom panel, a left side panel, a right side panel, a front panel, and a rear panel. The front panel is at an angle relative to the bottom panel in which the angle is in a range from 30 to 150°. The first circuit board has a length, a width, and a thickness, in which the length is at least twice the thickness, the width is at least twice the thickness, and the first circuit board has a first surface defined by the length and the width. The first surface of the first circuit board is at a first angle relative to the bottom panel in which the first angle is in a range from 30 to 150°. The first surface of the first circuit board is substantially parallel to the front panel or at a second angle relative to the front panel in which the second angle is less than 60°. The system includes a first data processing module and a first optical interconnect module both electrically coupled to the first circuit board. The optical interconnect module is configured to receive first optical signals from a first optical link, convert the first optical signals to first electrical signals, and transmit the first electrical signals to the first data processing module.

IPC Classes  ?

  • H05K 7/14 - Mounting supporting structure in casing or on frame or rack
  • G02B 6/42 - Coupling light guides with opto-electronic elements
  • G02B 6/43 - Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections
  • H04B 10/27 - Arrangements for networking
  • H05K 1/14 - Structural association of two or more printed circuits

20.

Connector Shroud Assembly for a Hermaphroditic Connector Assembly

      
Application Number 18930364
Status Pending
Filing Date 2024-10-29
First Publication Date 2026-04-30
Owner Ciena Corporation (USA)
Inventor
  • Mckerlie, Maxwell Thomas
  • Aldea, Victor

Abstract

A connector shroud assembly that serves to align the connectors of a hermaphroditic connector assembly during mating, locking the mated connectors together and preventing relative motion (i.e., translation, rotation, and pivoting) between the connectors, especially (but not exclusively) when one of the connectors is coupled to a flexible ribbon or the like. The connector shroud assembly, which is disposed around and between the mated connectors, includes locking features that engage corresponding locking features of each of the connectors, thereby securing the connectors in the hermaphroditic connector assembly together. This provides a good pin connection and prevents de-mating of the connectors over time, during assembly or due to subsequent handling.

IPC Classes  ?

  • H01R 13/631 - Additional means for facilitating engagement or disengagement of coupling parts, e.g. aligning or guiding means, levers, gas pressure for engagement only
  • H01R 12/79 - Coupling devices for flexible printed circuits, flat or ribbon cables or like structures connecting to rigid printed circuits or like structures
  • H01R 13/28 - Contacts for sliding co-operation with identically-shaped contact, e.g. for hermaphroditic coupling devices
  • H01R 13/627 - Snap-action fastening
  • H01R 13/633 - Additional means for facilitating engagement or disengagement of coupling parts, e.g. aligning or guiding means, levers, gas pressure for disengagement only
  • H01R 43/26 - Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors for engaging or disengaging the two parts of a coupling device

21.

CONFIGURING LAYERS TO PROVIDE A STRAIN TO AN OPTICAL WAVEGUIDING STRUCTURE

      
Application Number 19297322
Status Pending
Filing Date 2025-08-12
First Publication Date 2026-04-23
Owner Ciena Corporation (USA)
Inventor
  • Baudot, Charles
  • Simard, Alexandre D.
  • Afsharipour, Elnaz

Abstract

An apparatus comprises: a first layer of a first semiconductor material, wherein the first layer is substantially coplanar to a first plane, the first layer comprising first and second regions having p-type and n-type dopants mixed within the first semiconductor material, a third region adjacent to portions of the first and second regions, and an optical waveguiding structure configured to guide an optical wave, wherein a portion of the optical waveguiding structure is formed in the portion of the third region; a strain-inducing structure comprising one or more layers including a first strain-inducing layer comprising an alloy of silicon and germanium, where the first strain-inducing layer is configured to provide a strain to a portion of the first semiconductor material of the optical waveguiding structure; and a voltage source configured to apply a direct current electric field between the first and second regions.

IPC Classes  ?

  • G02F 1/025 - Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulatingNon-linear optics for the control of the intensity, phase, polarisation or colour based on semiconductor elements having potential barriers, e.g. having a PN or PIN junction in an optical waveguide structure
  • G02F 1/015 - Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulatingNon-linear optics for the control of the intensity, phase, polarisation or colour based on semiconductor elements having potential barriers, e.g. having a PN or PIN junction
  • G02F 1/35 - Non-linear optics

22.

APPARATUSES AND METHODS FOR FACILITATING AN ADVANCED HIGH SPEED INTERCONNECT STRUCTURE FORMED BY AN INTEGRATED CIRCUIT, BUMP BALLS, AND PACKAGING

      
Application Number 18921115
Status Pending
Filing Date 2024-10-21
First Publication Date 2026-04-23
Owner CIENA CORPORATION (USA)
Inventor
  • Hu, Kaisheng
  • Mcpherson, Douglas Stuart
  • Knisely, William Che
  • Vigneswaran, Aravinthan

Abstract

Embodiments of the subject disclosure are directed to, for example, a circuit or device that includes a package corresponding to a first waveguide, a die corresponding to a second waveguide, and an array of bump balls disposed between the package and the die. Various embodiments may include a circuit or device that includes a plurality of ground planes, a plurality of ground bump balls, and a plurality of package ground planes, where the plurality of ground planes, the plurality of ground bump balls, and the plurality of package ground planes form a Faraday cage. Other embodiments are disclosed.

IPC Classes  ?

  • H01L 23/66 - High-frequency adaptations
  • H01L 23/00 - Details of semiconductor or other solid state devices
  • H01L 23/552 - Protection against radiation, e.g. light

23.

Spectrum Quality Indicator for Layer 0 Path Computation

      
Application Number 18924539
Status Pending
Filing Date 2024-10-23
First Publication Date 2026-04-23
Owner Ciena Corporation (USA)
Inventor Al Sayeed, Choudhury A.

Abstract

Systems and methods for a spectrum quality indicator for use in Layer 0 (optical or photonic) path computation include obtaining measured optical spectrum at an upstream location in an optical network; scaling the measured optical spectrum at a downstream location based on a plurality of components in the optical network to determine an estimated optical spectrum at the downstream location; evaluating the estimated optical spectrum to determine a spectrum quality indicator; and utilizing the spectrum quality indicator to one or more of i) block the downstream location for new capacity adds, ii) allow the downstream location for the new capacity adds, or iii) weight the upstream location in for the new capacity adds.

IPC Classes  ?

  • H04B 10/079 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal
  • H04J 14/02 - Wavelength-division multiplex systems

24.

Adjustable Heat Sink Holder Assembly for Cooling the Front Portion of a High Power Optics Plug Device in an Outdoor Conduction Cooled Network System

      
Application Number 18969398
Status Pending
Filing Date 2024-12-05
First Publication Date 2026-04-23
Owner Ciena Corporation (USA)
Inventor
  • Gupta, Chander Prakash
  • Chaurasiya, Ranjeet
  • Kumar, Shubham
  • Mahawar, Rampratap

Abstract

An adjustable heat sink holder assembly including a heat spreader plate adapted to be disposed adjacent to and in thermal communication with a plug device, where the heat spreader plate includes a main body portion adapted to be disposed adjacent to a central portion of the plug device and thermally condition the central portion of the plug device and an extension portion adapted to be disposed adjacent to a front end portion of the plug device and thermally condition the front end portion of the plug device. The plug device may be a high power optics plug device, with the central portion including digital signal processor hardware and the front end portion including an integrated coherent transmit-receive optical sub-assembly. In some embodiments, the heat spreader plate and the plug device are disposed in a sealed housing of an outdoor conduction cooled network system.

IPC Classes  ?

  • H05K 7/20 - Modifications to facilitate cooling, ventilating, or heating

25.

Sparse Route Computation for Determining Optical Paths with Defined Optical Regenerator Locations

      
Application Number 19006463
Status Pending
Filing Date 2024-12-31
First Publication Date 2026-04-16
Owner Ciena Corporation (USA)
Inventor
  • Bisht, Seemant
  • Chaudhary, Anikash
  • Richens, Dominic
  • Chhillar, Mohit

Abstract

Systems and methods for a sparse route computation for determining optical paths with defined optical regenerator locations in an optical network include receiving a request to compute one or more paths from a source node to a destination node with one or more regen nodes in an optical network; utilizing the one or more regen nodes as an inclusion hops list; and performing a Shortest Path First (SPF) computation with the inclusion hops list to find the one or more paths with tentative (tent) paths maintained in a tent list and further utilizing a discourage factor in minimal route diversity to order the tent paths in the tent list based on the inclusion hops list.

IPC Classes  ?

  • H04L 45/122 - Shortest path evaluation by minimising distances, e.g. by selecting a route with minimum of number of hops
  • H04B 10/27 - Arrangements for networking

26.

APPARATUSES AND METHODS FOR FACILITATING AN EQUIPMENT/RESOURCE LOCK WITH NETWORK/SYSTEM SPECIFIC HOST IDENTIFIERS COMBINED WITH USER PROVIDED CREDENTIALS

      
Application Number 18907745
Status Pending
Filing Date 2024-10-07
First Publication Date 2026-04-09
Owner CIENA CORPORATION (USA)
Inventor
  • Parsons, Andrew Alexander
  • Brown, Christopher John
  • Fougere, Sandra Lynn
  • Moore, Brian
  • Chow, David James
  • Charbonneau, Magdalena
  • Kemp, Colin William

Abstract

Aspects of the subject disclosure may include, for example, obtaining a first instance of a host identifier associated with a first server based on a communicative coupling between a device and the first server, obtaining a first instance of a credential associated with a first user, and activating a lock feature in respect of a resource coupled to the device based on the first instance of the host identifier associated with the first server and the first instance of the credential, resulting in a first activation, wherein upon the first activation the resource is restricted to operating in a first communication network associated with the first server. Other embodiments are disclosed.

IPC Classes  ?

27.

Remapping Reference Codes in Pluggable Modules to Support Different Applications

      
Application Number 18905510
Status Pending
Filing Date 2024-10-03
First Publication Date 2026-04-09
Owner Ciena Corporation (USA)
Inventor
  • Maniloff, Eric
  • Khan, Munjeen
  • Amarsi, Rahim
  • Bluethner, Martin
  • Alderdice, Ian
  • Lemus, Avid

Abstract

A pluggable module includes a media interface including a receiver and a transmitter, wherein the media interface is configured to operate a media interface mode defined by a code; circuitry communicatively coupled to the media interface; and an electrical interface communicatively coupled to the circuitry and to a host device housing the pluggable module; wherein the circuitry stores a remapping table used to convert the code exchanged between the host device and the pluggable module. This enables a host device to operate the pluggable module in media interface modes that are unsupported by the host device, e.g., vendor-specific codes for custom applications,

IPC Classes  ?

28.

Effective LAG Load Distribution via L2 Source Forwarding/Routing

      
Application Number 18908032
Status Pending
Filing Date 2024-10-07
First Publication Date 2026-04-09
Owner Ciena Corporation (USA)
Inventor
  • Holness, Marc
  • Abdullah, Bashar
  • Gilson, David

Abstract

Systems and methods provide Link Aggregation Group (LAG) load distribution via Layer 2 (L2) source forwarding/routing in a network. An apparatus includes circuitry configured to monitor a status of the network, and, responsive to new traffic from an access node, determine a path in one or more LAGs in the network, each LAG of the one or more LAGs includes multiple links aggregated together as a single logical link, wherein the path is determined between the access node and other nodes in the network based on the status. The circuitry can be further configured to provide instructions to the access node for forwarding the new traffic on the determined path.

IPC Classes  ?

  • H04L 47/122 - Avoiding congestionRecovering from congestion by diverting traffic away from congested entities
  • H04L 45/24 - Multipath
  • H04L 47/20 - Traffic policing

29.

Fast-forwarding Binary Data through a Distributed Microservice Architecture

      
Application Number 18908960
Status Pending
Filing Date 2024-10-08
First Publication Date 2026-04-09
Owner Ciena Corporation (USA)
Inventor
  • Hu, Quantum
  • Miedema, David
  • Mulvihill, Emily Michelle

Abstract

Systems and methods are provided for fast-forwarding binary data through a chain of microservices. A requester microservice may be arranged at one endpoint of a microservice chain while a provider microservice may be arranged at the other endpoint. The provider microservice, for example, may be configured to execute various data transmission methods. According to one implementation, a method may include receiving a request from the requester microservice to obtain binary data formatted in a specific data format. The method may include converting the binary data from a native data format to the specific data format as requested by the requester microservice. In addition, the method includes adding a tag with the binary data, wherein the tag is configured to instruct each intermediate microservice along the microservice chain to bypass a Serialize/Deserialize (SerDes) stage therein while forwarding the binary data to a next microservice in the microservice chain.

IPC Classes  ?

  • G06F 16/25 - Integrating or interfacing systems involving database management systems
  • G06F 9/54 - Interprogram communication

30.

REMAPPING REFERENCE CODES IN PLUGGABLE MODULES TO SUPPORT DIFFERENT APPLICATIONS

      
Application Number US2025048402
Publication Number 2026/075907
Status In Force
Filing Date 2025-09-29
Publication Date 2026-04-09
Owner CIENA CORPORATION (USA)
Inventor
  • Maniloff, Eric
  • Khan, Munjeen
  • Amarsi, Rahim
  • Bluethner, Martin
  • Alderdice, Ian
  • Lemus, Avid

Abstract

A pluggable module (10) includes a media interface with a receiver (22) and a transmitter (24) configured to operate a media-interface mode identified by a code; circuitry (20) communicatively coupled to the media interface; and an electrical interface (18) communicatively coupled to the circuitry (20) and to a host device (12) housing the pluggable module (10). The circuitry (20) stores a remapping table (26) used to convert the code exchanged between the host device (12) and the pluggable module (10), for example mapping a standardized identifier (e.g., 3Eh) to a vendor-specific identifier (e.g., COh). This enables the host device (12) to operate the pluggable module (10) in media¬ interface modes unsupported by the host device (12), such as vendor-specific codes for custom applications, while leaving the host electrical-interface code unchanged.

IPC Classes  ?

  • G06F 13/00 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • H04L 41/00 - Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks

31.

Monitoring and Selecting a Stable and Best PTP Master in a Packet Network

      
Application Number 18944090
Status Pending
Filing Date 2024-11-12
First Publication Date 2026-04-02
Owner Ciena Corporation (USA)
Inventor
  • Saxena, Ankur
  • Srivastava, Sharad Kumar

Abstract

A network element in a packet network includes circuitry configured to communicate with a master clock for Precision Time Protocol (PTP), monitor one or more of link stability to the master clock, errors in packets to the master clock, and clock class stability of the master clock; and perform a Best Master Clock Algorithm (BMCA) based on the monitored one or more of the link stability, the errors, and the clock class stability. The BMCA is further performed based on one or more of loss of synchronization messages, loss of announce messages, loss of follow up messages, unusable timing information, and a holdover mode.

IPC Classes  ?

  • H04J 3/06 - Synchronising arrangements
  • H04L 41/0668 - Management of faults, events, alarms or notifications using network fault recovery by dynamic selection of recovery network elements, e.g. replacement by the most appropriate element after failure

32.

SELECTING AND MANAGING CLOCK SOURCES TO ENHANCE HOLDOVER AND SYNCHRONIZATION IN PRECISION TIME PROTOCOL (PTP) NETWORKS

      
Application Number US2025048407
Publication Number 2026/073088
Status In Force
Filing Date 2025-09-29
Publication Date 2026-04-02
Owner CIENA CORPORATION (USA)
Inventor
  • Saxena, Ankur
  • Srivastava, Sharad, Kumar
  • Arshad, Saleem, A
  • Choudhary, Amit, Kumar
  • Singh, Krishan
  • Srivastavam, Hirdesh

Abstract

Systems and methods (300, 1030, 3080, 4090) are disclosed for selecting and managing clock sources in packet-based networks (10, 1010, 3010, 4010) to enhance holdover and synchronization recovery. A network element (100, 1016, 3036, 4020-2) receives timing information from multiple master clocks (12, 14, 1012, 3032, 4012) and monitors link stability (ptsfjinkstability), CRC errors (ptsfjinkcrc), and clock class fluctuations (ptsf_m asterci kclass). An enhanced Best Master Clock Algorithm (BMCA) (306) selects a stable grandmaster to reduce flapping. During holdover, an enhanced Best Time Transmitter Clock Algorithm (BTCA) (1030, 3080) considers a Frequency Traceable flag for Synchronous Ethernet (SyncE) sources (1018, 1020) to prioritize frequency-traceable clocks. When a Global Navigation Satellite System (GNSS) source (20, 3040, 3060) is unavailable, backup clocks (3074, 3076) are compared based on offset variability to select the most stable substitute. In branched systems (4010, 4030), Ethernet Synchronization Messaging Channel (ESMC) PDUs (4060) convey source recovery indicators, enabling downstream selection units (4022, 4042) to prefer physical-layer over packet-layer references, ensuring robust 5G/NR synchronization.

IPC Classes  ?

33.

Service Function Proxy for Service Chaining in SRv6 Networks

      
Application Number 18892887
Status Pending
Filing Date 2024-09-23
First Publication Date 2026-03-26
Owner Ciena Corporation (USA)
Inventor
  • Narasimhan, Ashwath
  • Sivabalan, Muthurajah
  • Rajasekaran, Lakshmi
  • Baqai, Jahanzeb

Abstract

A node in a Segment Routing Internet Protocol version 6 (SRv6) network with the node configured as a Service Function (SF) Proxy in the SRv6 network, the node includes circuitry configured to, subsequent to installation of a Segment Identifier (SID) for a Service Function Chain (SFC), receive a packet with the SID included therein, remove all Segment Routing (SR) information from the packet, send the packet on an interface associated with an SR-unaware SF, and receive the packet on the interface after processing by the SR-unaware SF, wherein the packet from the interface is associated as returning traffic from the SF.

IPC Classes  ?

  • H04L 45/42 - Centralised routing
  • H04L 45/00 - Routing or path finding of packets in data switching networks
  • H04L 45/586 - Association of routers of virtual routers

34.

COMMON-MODE STABILIZATION OF HIGH-FREQUENCY DIFFERENTIAL DISTRIBUTED DRIVER AMPLIFIER

      
Application Number 18895659
Status Pending
Filing Date 2024-09-25
First Publication Date 2026-03-26
Owner CIENA CORPORATION (USA)
Inventor
  • Bennett, Jeffrey Henry
  • Pourzadi, Aref

Abstract

Aspects of the subject disclosure may include, for example, a common emitter stage having a differential input configured to receive an input signal from an input transmission line, a common base stage coupled with the common emitter stage and having a differential output configured to provide a differential output signal to an output transmission line, and a biasing network to bias the common base stage, the biasing network including components selected to limit common mode gain of the common base stage at relatively high frequencies of interest without affecting a differential mode gain of the common base stage. Other embodiments are disclosed.

IPC Classes  ?

  • H03F 3/343 - DC amplifiers in which all stages are DC-coupled with semiconductor devices only
  • H03F 3/45 - Differential amplifiers
  • H03F 3/60 - Amplifiers in which coupling networks have distributed constants, e.g. with waveguide resonators

35.

SERVICE FUNCTION PROXY FOR SERVICE CHAINING IN SRV6 NETWORKS

      
Application Number US2025046682
Publication Number 2026/064339
Status In Force
Filing Date 2025-09-17
Publication Date 2026-03-26
Owner CIENA CORPORATION (USA)
Inventor
  • Narasimhan, Ashwath
  • Sivabalan, Muthurajah
  • Rajasekaran, Lakshmi
  • Baqai, Jahanzeb

Abstract

A node (102) in a Segment Routing Internet Protocol version 6 (SRv6) network (100) with the node (102) configured as a Service Function (SF) Proxy (16) in the SRv6 network (100), the node (102) including circuitry configured to, subsequent to installation of a Segment Identifier (SID) (40) for a Service Function Chain (SFC) (12), receive a packet with the SID (40) included therein, remove all Segment Routing (SR) information including a Segment Routing Header (SRH) from the packet, send the packet on an interface associated with an SR-unaware SF (62, 64, 66, 104, 106), and receive the packet on the interface after processing by the SR-unaware SF (62, 64, 66, 104, 106), wherein the packet from the interface is associated as returning traffic from the SF (62, 64, 66, 104, 106).

IPC Classes  ?

  • H04L 45/00 - Routing or path finding of packets in data switching networks

36.

COMPACT DIFFERENTIAL BIAS TEE

      
Application Number 18893433
Status Pending
Filing Date 2024-09-23
First Publication Date 2026-03-26
Owner CIENA CORPORATION (USA)
Inventor
  • Khan, Bakhtiar Ali
  • Vitic, Michael
  • Brookes, Gregory
  • Lau, Andrew Man Kin

Abstract

Aspects of the subject disclosure may include, for example, a differential biasing device that includes first and second bias tees having respective high-frequency biased terminals, high-frequency unbiased terminals and biasing terminals. The first and second bias tees can be configured at least partially on and/or within different layers of a substrate to facilitate a compact configuration. The layers can include surface layers and/or internal layers that enable an overlapping of at least portions of the first and second bias tees. Other embodiments are disclosed.

IPC Classes  ?

  • H01P 1/20 - Frequency-selective devices, e.g. filters
  • H03H 7/38 - Impedance-matching networks

37.

Compensation of PTP network asymmetry for APTS clocks during PTP disruption

      
Application Number 18937556
Status Pending
Filing Date 2024-11-05
First Publication Date 2026-03-26
Owner Ciena Corporation (USA)
Inventor
  • Saxena, Ankur
  • Garg, Vineet Kumar

Abstract

A method for compensating Precision Time Protocol (PTP) network asymmetry for Assisted Partial Timing Support (APTS) clocks during PTP disruptions in a network includes, while a local time reference is connected to the APTS node and while PTP is operational, determining a current network path to a PTP Grandmaster connected to the APTS node, determining asymmetry between the APTS node and the PTP Grandmaster, and storing the determined asymmetry based on the current network path; and during a failure of the local time reference and subsequent to recovery of a PTP disruption between the APTS node and the PTP Grandmaster, utilizing a corresponding stored determined asymmetry on a recovered path between the APTS node and either the PTP Grandmaster or another PTP Grandmaster.

IPC Classes  ?

38.

Automatic Shared Risk Link Group Detection

      
Application Number 18887110
Status Pending
Filing Date 2024-09-17
First Publication Date 2026-03-19
Owner Ciena Corporation (USA)
Inventor
  • Boertjes, David W.
  • Mackay, Alex W.
  • Shiner, Andrew D.

Abstract

A method for detecting shared risk link is provided. The method can include receiving physical measurements from a plurality of fibers in an optical network, correlating the plurality of fibers to one another by analyzing the physical measurements to predict which fibers of the plurality of fibers share common infrastructure, and providing details of the fibers that share common infrastructure.

IPC Classes  ?

  • H04B 10/079 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal
  • H04B 10/25 - Arrangements specific to fibre transmission

39.

CHARACTERIZING OPTICAL STRUCTURES BASED ON OPTICAL CIRCUITS WITH DIFFERENT STRUCTURAL FEATURES

      
Application Number 18888652
Status Pending
Filing Date 2024-09-18
First Publication Date 2026-03-19
Owner Ciena Corporation (USA)
Inventor
  • Simard, Alexandre D.
  • Caron, Martin
  • Picard, Marie-Josee
  • Bedard, Keven

Abstract

In one aspect, in general, a method comprises: providing optical waves to each of N optical circuits, each optical circuit comprising one or more of each of p structural features, where p is an integer greater than 1, and N is greater than or equal to p+1; measuring optical responses from each of the optical circuits, where each measured optical response depends at least in part on the optical wave provided to the respective optical circuit; and computing an optical loss associated with each of the p structural features based at least in part on an optical loss for each optical circuit that is calculated based at least in part on the optical wave provided to and the measured optical response from a respective optical circuit, and quantities of each of the p structural features in each of the respective optical circuits.

IPC Classes  ?

  • G01M 11/00 - Testing of optical apparatusTesting structures by optical methods not otherwise provided for
  • G02B 6/126 - Light guidesStructural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind using polarisation effects

40.

THERMAL DESIGN FOR RACK MOUNT SYSTEMS INCLUDING OPTICAL COMMUNICATION MODULES

      
Application Number 19398387
Status Pending
Filing Date 2025-11-24
First Publication Date 2026-03-19
Owner CIENA CORPORATION (USA)
Inventor
  • Sawyer, Brett Michael Dunn
  • Zhang, Ron
  • Pupalaikis, Peter James
  • Winzer, Peter Johannes
  • Giles, Clinton Randy
  • De Valicourt, Guilhem

Abstract

An apparatus includes a rackmount device, in which the rackmount device includes a housing configured to be installed in a server rack, in which the housing has a width in a range from 16 to 20 inches and a height in a range from 1 to 12 inches, the housing includes a front panel, a rear panel, and a bottom surface. The rackmount device includes a first circuit board or substrate having a first surface that defines a length and a width of the first circuit board or substrate, in which the first circuit board or substrate is positioned relative to the housing such that the first surface of the first circuit board or substrate is at an angle relative to the bottom surface of the housing, and the angle is in a range from 45° to 90°. At least one of (i) the front panel of the housing is formed at least in part by the first circuit board or substrate, (ii) the first circuit board or substrate is attached to the front panel of the housing, or (iii) the first circuit board or substrate is substantially parallel to the front panel of the housing. The rackmount device includes at least one data processor electrically coupled to the first circuit board or substrate and configured to process data; and at least one optical/electrical communication interface coupled to the first circuit board or substrate and configured to convert received optical signals to electrical signals that are provide to the at least one data processor. The rackmount device includes at least one of (i) at least one inlet fan attached to the front panel of the housing, or (ii) at least one fan positioned near the front panel in which at least a portion of a fan blade of the at least one fan is within a first distance from the front panel for at least some time period during operation of the at least one fan, and the first distance is less than one-fourth of a second distance between the front panel and the rear panel.

IPC Classes  ?

  • H05K 7/14 - Mounting supporting structure in casing or on frame or rack
  • H05K 7/20 - Modifications to facilitate cooling, ventilating, or heating

41.

Adaptive Flow Control of a gNMI-based Telemetry Session

      
Application Number 18928710
Status Pending
Filing Date 2024-10-28
First Publication Date 2026-03-19
Owner Ciena Corporation (USA)
Inventor
  • Maheshwari, Ashutosh
  • Mishra, Shubham
  • Jain, Sourabh
  • Tripathi, Shalendra

Abstract

Systems and methods provide adaptive flow control of a gRPC Network Management Interface (gNMI)-based telemetry session at a gNMI server. A method includes receiving a telemetry subscription from a gNMI client for telemetry from the gNMI server; determining a sample interval for the telemetry subscription; and, based on the sample interval either performing (1) regular streaming via gNMI of the telemetry subscription or (2) adaptive streaming via gNMI of the telemetry subscription where the sample interval is periodically updated.

IPC Classes  ?

  • H04L 43/0876 - Network utilisation, e.g. volume of load or congestion level
  • H04L 47/25 - Flow controlCongestion control with rate being modified by the source upon detecting a change of network conditions

42.

Enhanced Optical Module Cooling with Angled Fins

      
Application Number 19388721
Status Pending
Filing Date 2025-11-13
First Publication Date 2026-03-12
Owner Ciena Corporation (USA)
Inventor
  • Mack, Bonnie Lynne
  • Turcotte, Georges
  • Aldea, Victor
  • Pellerin, Francois

Abstract

An optical module includes a housing, an optical subassembly arranged at an angle relative to the housing, and a thermal dissipation structure on the housing. The angled orientation of the optical subassembly improves compliance with fiber bend radius requirements and enables fins of the thermal dissipation structure to be dimensioned in correspondence with the angle to provide increased surface area in regions of higher airflow. In some embodiments, the fins are disposed on a top side of the housing, and in other embodiments, the fins are disposed on a bottom side of the housing. The angled fin configuration enhances convective heat transfer while maintaining compact form factor compliance for pluggable modules such as QSFP-DD and OSFP coherent optics.

IPC Classes  ?

  • G02B 6/42 - Coupling light guides with opto-electronic elements

43.

Authenticated Channel for Encryption Management

      
Application Number 19392679
Status Pending
Filing Date 2025-11-18
First Publication Date 2026-03-12
Owner Ciena Corporation (USA)
Inventor
  • Cayer, Yves
  • Slodki, Zenon

Abstract

A control processor (CP) manages authenticated channels for encryption in a communication system. The CP includes a management interface and processing circuitry configured to establish a local authenticated channel with a local modem and to provide encryption parameters enabling the local modem to manage a trusted channel with a remote modem. The CP receives, via the local authenticated channel, an alarm message indicating that the remote modem is in an unmanaged state due to failure of a remote authenticated channel between the remote modem and a first remote CP. In response, the CP generates and communicates a reauthentication command toward the remote modem via the local modem and the trusted channel. The reauthentication command causes the remote modem to reestablish the remote authenticated channel with a second remote CP, optionally using runtime authentication material obtained by the CP from a user or network management server.

IPC Classes  ?

  • H04L 69/40 - Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass for recovering from a failure of a protocol instance or entity, e.g. service redundancy protocols, protocol state redundancy or protocol service redirection
  • H04L 9/40 - Network security protocols
  • H04L 41/0654 - Management of faults, events, alarms or notifications using network fault recovery

44.

Dynamic path computation in networks based on automatically detected unavoidable risks

      
Application Number 19106826
Status Pending
Filing Date 2023-08-22
First Publication Date 2026-03-12
Owner Ciena Corporation (USA)
Inventor
  • Yadav, Bhupendra
  • Vaithilingam, Prabhu
  • Smallegange, Gerald

Abstract

Systems and methods for dynamic path computation in networks based on automatically detected unavoidable risks include receiving (402) a plurality of shared risks associated with any of one or more network layers, network links, and network equipment, of a network (10); automatically (404) creating a local ignore list for a source node (12A) and a remote ignore list for a destination node (12F), based on the plurality of shared risks; and utilizing (406) the plurality of shared risks in a path computation for a path between the source node (12A) and the destination node (12F) and ignoring any of the plurality of shared risks in the local ignore list and the remote ignore list.

IPC Classes  ?

  • H04L 45/28 - Routing or path finding of packets in data switching networks using route fault recovery
  • H04L 45/036 - Updating the topology between route computation elements, e.g. between OpenFlow controllers

45.

SYSTEM AND METHODS FOR CLOCK PULSE GENERATION

      
Application Number 19393711
Status Pending
Filing Date 2025-11-19
First Publication Date 2026-03-12
Owner CIENA CORPORATION (USA)
Inventor
  • Weiss, Naftali
  • Pike, Jacob
  • Flemke, Philip
  • Sawires, Michael
  • Bonen, Shai
  • Chong, Euhan

Abstract

Aspects of the subject disclosure may include, for example, a track-and-hold sampling circuit, having: a duty-cycle limiter that generates a clock signal having a duty cycle that is less than 100% from three out of four clock signals; and a sampling circuit comprising complementary positive and negative input gates that track and sample data input signals, wherein the sampling circuit generates sampled data signals, wherein the complementary positive and negative input gates are coupled to the clock signal. Other embodiments are disclosed.

IPC Classes  ?

  • H03K 3/017 - Adjustment of width or dutycycle of pulses
  • H03K 21/17 - Circuits for carrying-over pulses between successive decades with field-effect transistors
  • H03K 21/40 - MonitoringError detectionPreventing or correcting improper counter operation
  • H03L 7/08 - Details of the phase-locked loop

46.

Compact Laser Assembly For Reverse On-PCB Direct-Coupling

      
Application Number 18828072
Status Pending
Filing Date 2024-09-09
First Publication Date 2026-03-12
Owner Ciena Corporation (USA)
Inventor
  • Beaupré-Laflamme, Raphaël
  • Gamache, Claude

Abstract

A laser assembly is provided. The laser assembly includes a printed circuit board; a laser sub-assembly including a thermo-electric cooler and an optical train, wherein the laser sub-assembly is configured to connect to the printed circuit board such that the optical train is disposed between the printed circuit board and the thermo-electric cooler, wherein the thermo-electric cooler is configured to extract heat from the optical train outwardly from the printed circuit board, and wherein the laser assembly is configured to connect optically with a photonic integrated circuit via free space. Advantageously, the laser assembly includes a top-down approach where the thermo-electric cooler radiates heat outward, supports a pre-assembled approach, and uses free space connectivity for the laser path to the photonic integrated circuit, i.e., no fiber connections.

IPC Classes  ?

  • H01S 5/0239 - Combinations of electrical or optical elements
  • H01S 5/02253 - Out-coupling of light using lenses
  • H01S 5/02255 - Out-coupling of light using beam deflecting elements
  • H01S 5/02325 - Mechanically integrated components on mount members or optical micro-benches
  • H01S 5/024 - Arrangements for thermal management
  • H01S 5/068 - Stabilisation of laser output parameters

47.

Manufacturable High Port Count Optical Cross Connect

      
Application Number 18829551
Status Pending
Filing Date 2024-09-10
First Publication Date 2026-03-12
Owner Ciena Corporation (USA)
Inventor
  • Boertjes, David W.
  • Rivaud, Daniel
  • Frankel, Michael Y.
  • Pelekhaty, Vladimir
  • Colton, Fabien

Abstract

A modular and manufacturable optical cross connect includes a plurality of subassemblies each including either of an array of collimators and an array of adjustable mirrors, wherein the plurality of subassemblies are configured to modularly scale a size of the optical cross connect, wherein the plurality of subassemblies are arranged relative to one another with an optical propagation region in between, and wherein the plurality of subassemblies with the array of collimators each include one or more probe ports configured to support an alignment signal for active alignment control.

IPC Classes  ?

  • G02B 6/35 - Optical coupling means having switching means
  • G02B 6/26 - Optical coupling means

48.

METHODS, SYSTEMS, AND DEVICES TO IMPLEMENT BIMODAL VPWS AND VPLS FORWARDING DOMAIN IN A LAYER 2 VIRUTAL PRIVATE NETWORK (L2VPN) NODE

      
Application Number 18829553
Status Pending
Filing Date 2024-09-10
First Publication Date 2026-03-12
Owner CIENA CORPORATION (USA)
Inventor
  • Gilson, David H
  • Shah, Himanshu
  • Holness, Marc

Abstract

Aspects of the subject disclosure may include, for example, receiving first data via a first user-to-network interface (UNI) of a group of user-to-network interfaces (UNIs) from a first communication device, transferring the first data to a network-to-network interface (NNI) in response to receiving the first data from the first UNI, and receiving second data via the NNI from a second communication device. Further embodiments can include identifying a destination media access control (MAC) address associated with the second data, determining a second UNI of the group of UNIs based on the destination MAC address resulting in a first determination, and transferring the second data to the second UNI based on the first determination for transmitting to a third communication device. Other embodiments are disclosed.

IPC Classes  ?

  • H04L 45/74 - Address processing for routing
  • H04L 12/46 - Interconnection of networks
  • H04L 45/00 - Routing or path finding of packets in data switching networks

49.

Multi-mode optical waveguides with deviations in geometric features to improve performance

      
Application Number 18883035
Status Pending
Filing Date 2024-09-12
First Publication Date 2026-03-12
Owner Ciena Corporation (USA)
Inventor Painchaud, Yves

Abstract

Systems and methods are provided for designing and fabricating a multi-mode waveguide, such as a waveguide incorporated in a Multi-Mode Interferometer (MMI) device having at least one multi-mode waveguide. According to one implementation, a multi-mode waveguide includes one or more side boundary sections that are non-parallel to a propagation axis of the multi-mode waveguide. In another implementation, a multi-mode waveguide having a propagation axis extending therethrough includes a top planar boundary parallel to the propagation axis and a bottom planar boundary parallel to the propagation axis. Furthermore, the multi-mode waveguide includes a first side boundary having at least one section that is non-parallel to the propagation axis with deviations in geometric features associated therewith. Such deviations are selected based on one or more performance metrics, for improvement thereof.

IPC Classes  ?

  • G02B 6/293 - Optical coupling means having data bus means, i.e. plural waveguides interconnected and providing an inherently bidirectional system by mixing and splitting signals with wavelength selective means
  • G02B 27/00 - Optical systems or apparatus not provided for by any of the groups ,

50.

METHOD FOR ENABLING MAC ROUTE IMPORTING BY ALL-ACTIVE MULTIHOMING LEAF SITE-ONLY DEVICES IN AN EVPN E-TREE SERVICE

      
Application Number US2025043107
Publication Number 2026/054997
Status In Force
Filing Date 2025-08-22
Publication Date 2026-03-12
Owner CIENA CORPORATION (USA)
Inventor
  • Karboubi, Amal
  • Boutros, Sami

Abstract

Aspects of the subject disclosure may include, for example, identifying, by an apparatus, a media access control (MAC) address of a customer edge (CE) device, and advertising the MAC address in a MAC route based on the identifying, wherein the MAC route is tagged with an extended community that identifies an Ethernet Segment (ES) associated with the apparatus, the extended community enabling another apparatus that is also associated with the ES to import the MAC route. Other embodiments are disclosed.

IPC Classes  ?

  • H04L 45/02 - Topology update or discovery
  • H04L 12/46 - Interconnection of networks
  • H04L 45/00 - Routing or path finding of packets in data switching networks

51.

TRANSMITTING ELECTROMAGNETIC SIGNALS BETWEEN INTEGRATED CIRCUIT DEVICES AND SIGNAL CARRYING STRUCTURES

      
Application Number 18816721
Status Pending
Filing Date 2024-08-27
First Publication Date 2026-03-05
Owner Ciena Corporation (USA)
Inventor
  • Nguyen, Lam
  • Brookes, Gregory
  • Therriault, Etienne
  • Matta, Charbel
  • Askarian, Amir

Abstract

In one aspect, in general, an apparatus for transmitting signals between an integrated circuit device and a signal carrying structure comprises: a first interface comprising a plurality of device coupling transmission lines (DCTLs) distributed along a first axis contained within a first plane, each DCTL comprising at least two conductor strips distributed along the first axis and substantially coplanar with the first plane; a second interface comprising a plurality of signal carrying structure coupling transmission lines (SCSCTLs) distributed along a second axis, wherein each SCSCTL comprises at least two conductor strips distributed along a respective axis that is substantially perpendicular to the second axis; and a transition region between the first interface and the second interface comprising a transition structure comprising different respective conductors connecting each conductor strip of a DCTL to a respective conductor strip of a corresponding SCSCTL.

IPC Classes  ?

52.

OPTICAL COUPLING ARRANGEMENTS FOR CHIP CONNECTION ARRANGEMENTS BETWEEN DIFFERENT CHIPS OF AN INTEGRATED CIRCUIT SYSTEM

      
Application Number 18823152
Status Pending
Filing Date 2024-09-03
First Publication Date 2026-03-05
Owner Ciena Corporation (USA)
Inventor
  • Nguyen, Lam
  • Savard, Simon
  • Beaupré-Laflamme, Raphael
  • Boyer, Nicolas

Abstract

An apparatus comprises: an interposer chip (IC) having a first layer with a first plurality of optical waveguiding structures (OWSs), where the first layer is below a surface of the IC substantially coplanar with a first plane; a device chip (DC) having a second layer with a second plurality of OWSs, where the second layer is below a surface of the DC substantially coplanar with a second plane; and a chip connection arrangement between the IC and the DC forming a nonzero angle between the first and second planes, where the chip connection arrangement comprises at least one optical coupling arrangement comprising a first cutout in the IC extending below the surface, and exposing an end of a first OWS, and a first protrusion extending from a portion of the DC, containing a portion of a bend in a second OWS, and exposing an end of the second OWS.

IPC Classes  ?

  • G02B 6/125 - Bends, branchings or intersections
  • G02B 6/12 - Light guidesStructural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
  • G02B 6/122 - Basic optical elements, e.g. light-guiding paths
  • G02B 6/13 - Integrated optical circuits characterised by the manufacturing method

53.

Configuring publication/subscription proxies in a microservice architecture

      
Application Number 18824257
Status Pending
Filing Date 2024-09-04
First Publication Date 2026-03-05
Owner Ciena Corporation (USA)
Inventor Miedema, David

Abstract

Systems and methods are provided for configuring publication/subscription (pub/sub) system to perform alternative pub/sub tasks. According to one implementation, a publisher operating within a pub/sub system includes multiple modules arranged in a tree structure. A subscriber interface is arranged at a top root of the tree structure, wherein the subscriber interface is configured for communicating with one or more subscribers. Each module of a first group of the modules includes a microservice. Each module of a second group of the modules, located above a lowest level of the tree structure, acts as an intermediary pub/sub proxy module. Also, each module of the first group is configured to self-publish a telemetry message by capturing a metric and pushing the metric upward through one or more intermediary pub/sub proxy modules to the subscriber interface for publication to the one or more subscribers.

IPC Classes  ?

  • G06F 9/22 - Microcontrol or microprogram arrangements

54.

TRANSMITTING ELECTROMAGNETIC SIGNALS OVER AN INTERFACE TRANSITION REGION BETWEEN INTEGRATED CIRCUIT DEVICE PLANES

      
Application Number 18918494
Status Pending
Filing Date 2024-10-17
First Publication Date 2026-03-05
Owner Ciena Corporation (USA)
Inventor
  • Brookes, Gregory
  • Therriault, Etienne
  • Matta, Charbel
  • Jacques, Maxime

Abstract

In one aspect, in general, an apparatus comprises: a first interface comprising one or more edge-coupled coplanar striplines distributed along a first axis, where each edge-coupled coplanar stripline comprises at least two conductor strips; a second interface comprising one or more edge-coupled striplines distributed along a second axis, where each edge-coupled stripline comprises at least three conductor strips; and a transition region between the first interface and the second interface, the transition region comprising a transition structure comprising different respective conductors connecting each conductor strip of an edge-coupled coplanar stripline of the first interface to one or more respective conductor strips of a corresponding edge-coupled stripline of the second interface, wherein at least a portion of the transition structure comprises broad-side coupled conductors.

IPC Classes  ?

55.

METHOD FOR ENABLING MAC ROUTE IMPORTING BY ALL-ACTIVE MULTIHOMING LEAF SITE-ONLY DEVICES IN AN EVPN E-TREE SERVICE

      
Application Number 18824426
Status Pending
Filing Date 2024-09-04
First Publication Date 2026-03-05
Owner CIENA CORPORATION (USA)
Inventor
  • Karboubi, Amal
  • Boutros, Sami

Abstract

Aspects of the subject disclosure may include, for example, identifying, by an apparatus, a media access control (MAC) address of a customer edge (CE) device, and advertising the MAC address in a MAC route based on the identifying, wherein the MAC route is tagged with an extended community that identifies an Ethernet Segment (ES) associated with the apparatus, the extended community enabling another apparatus that is also associated with the ES to import the MAC route. Other embodiments are disclosed.

IPC Classes  ?

56.

IMPLEMENTATION AND ANALYSIS OF 3 DIMENSIONAL SWEEPS FOR IQ MODULATOR CALIBRATION

      
Application Number 18813334
Status Pending
Filing Date 2024-08-23
First Publication Date 2026-02-26
Owner CIENA CORPORATION (USA)
Inventor
  • Gao, Ying
  • Beaulieu, Yves
  • Long, Fan

Abstract

Aspects of the subject disclosure may include, for example, applying a plurality of time-varying bias signals to bias inputs of a quad-parallel Mach-Zehnder (QPMZ) modulator, receiving output signals of the QPMZ modulator, wherein the output signals are produced by the QPMZ modulator responsive to the plurality of time-varying bias signals, and determining a biasing map, optical loss, and optical characteristics including extinction ratio and crosstalk for the QPMZ modulator based on the output signals of the QPMZ modulator. Other embodiments are disclosed.

IPC Classes  ?

  • H04B 10/556 - Digital modulation, e.g. differential phase shift keying [DPSK] or frequency shift keying [FSK]

57.

Blind Godard-based timing phase detector for T-spaced transmissions

      
Application Number 18814686
Grant Number 12640902
Status In Force
Filing Date 2024-08-26
First Publication Date 2026-02-26
Grant Date 2026-05-26
Owner CIENA CORPORATION (USA)
Inventor
  • Nguyen, Trong Tung
  • Tran, Tuan Vinh
  • Gharan, Shahab Oveis

Abstract

Aspects of the subject disclosure may include, for example, obtaining, from a sampling device of a receiver, samples of a signal that is received from a transmitter, and facilitating acquisition between the receiver and the transmitter by deriving, based on the samples, a phase error output for centering a sampling clock of the sampling device with respect to a transmitter clock, wherein the deriving involves estimating group delay using a detection algorithm that is based on a blind Godard LMS algorithm.

IPC Classes  ?

  • H04L 7/04 - Speed or phase control by synchronisation signals

58.

DUAL FLOW LOW PROFILE COOLANT DISTRIBUTION MANIFOLD

      
Application Number 19273249
Status Pending
Filing Date 2025-07-18
First Publication Date 2026-02-26
Owner Ciena Corporation (USA)
Inventor
  • Shearman, Simon J.
  • Mohajer, Behzad
  • Ajersch, Peter

Abstract

A coolant distribution manifold assembly for use in a module or circuit pack of an optical networking system, including: a body defining a main inlet port at one end, a main outlet port at another end, and a plurality of cooling plate inlet ports and cooling plate outlet ports disposed between the main inlet port and the main outlet port; where the body further defines an upper internal plenum and a lower internal plenum each coupled to one of the main inlet port and the plurality of cooling plate inlet ports and the main outlet port and the plurality of cooling plate outlet ports. Optionally, the upper internal plenum and the lower internal plenum each have a variable cross-sectional area along a length of the body between the main inlet port and the main outlet port.

IPC Classes  ?

  • H05K 7/20 - Modifications to facilitate cooling, ventilating, or heating
  • H01R 12/72 - Coupling devices for rigid printing circuits or like structures coupling with the edge of the rigid printed circuits or like structures

59.

Bandwidth Optimization for Connection Validation in Pre-Occupied Spectrum

      
Application Number 19370465
Status Pending
Filing Date 2025-10-27
First Publication Date 2026-02-26
Owner Ciena Corporation (USA)
Inventor
  • Al Sayeed, Choudhury A.
  • Chen, Edward
  • Palmer, Robert
  • Tang, Ran

Abstract

A system and method are provided for performing a loopback test in a pre-provisioned multi-channel optical network. A controller determines actual spectral availability within an optical spectrum, irrespective of reserved or pre-planned channel allocations, and overrides spectrum reservation limits to define an effective loopback-test bandwidth. The controller configures a selected network-management channel (NMC) and associated modem for the loopback test based on the determined availability, enabling loopback operation even within an occupied or partially utilized spectrum. The system dynamically adjusts modem transmission parameters and establishes spectral guard bands or deadbands as needed to preserve integrity of in-service traffic and mitigate filter roll-off effects. The approach allows flexible, non-disruptive photonic loopback testing in deployed Reconfigurable Optical Add/Drop Multiplexers (ROADMs) or other multi-channel optical environments without re-provisioning the existing channel plan.

IPC Classes  ?

  • H04B 10/077 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using a supervisory or additional signal
  • H04J 14/02 - Wavelength-division multiplex systems

60.

System and method for Doppler frequency shift compensation in free space optical links

      
Application Number 19101008
Status Pending
Filing Date 2023-09-25
First Publication Date 2026-02-19
Owner Ciena Corporation (USA)
Inventor
  • Frankel, Michael Y.
  • Pelekhaty, Vladimir

Abstract

Systems and methods for Doppler frequency shift compensation in free space optical links include determining a Doppler frequency shift associated with relative movement between the first satellite and the second satellite; and tuning a transmit laser in the first satellite and a local oscillator laser in the second satellite to compensate for the Doppler frequency shift. Also, a digital signal processor (DSP) can be used to electrically compensate any residual frequency error that remains after optical tuning of the transmit laser and the local oscillator laser.

IPC Classes  ?

61.

USING UNDERLAY TRANSPORT LINK PROTECTION TO PROTECT POINT TO MULTIPOINT TREES

      
Application Number 18802495
Status Pending
Filing Date 2024-08-13
First Publication Date 2026-02-19
Owner CIENA CORPORATION (USA)
Inventor
  • Komath, Bindhia
  • Huang, Chien-Hung
  • Lin, Norman
  • Boutros, Sami
  • Parameswaran, Ramkumar

Abstract

Aspects of the subject disclosure may include, for example, receiving, at a router forming an ingress router in a point-to-multipoint network, a point-to-multipoint dataflow comprising a plurality of packets, forwarding, to a data network, packets of the point-to-multipoint dataflow for communication to a plurality of point-to-multipoint receivers along respective Label Switched Paths, the plurality of point-to-multipoint receivers associated with one or more egress nodes of the point-to-multipoint network, identifying a network failure between the router and a nexthop router for one Label Switched Path, and routing packets of the point-to-multipoint dataflow according to a preexisting unicast backup Label Switched Path for the one Label Switched Path. Other embodiments are disclosed.

IPC Classes  ?

  • H04L 45/16 - Multipoint routing
  • H04L 45/28 - Routing or path finding of packets in data switching networks using route fault recovery
  • H04L 45/50 - Routing or path finding of packets in data switching networks using label swapping, e.g. multi-protocol label switch [MPLS]

62.

Controlling a Multi-Rail Switch in a Space-Division Multiplexing Optical Network

      
Application Number 18796074
Status Pending
Filing Date 2024-08-06
First Publication Date 2026-02-12
Owner Ciena Corporation (USA)
Inventor Jones, Kevan Peter

Abstract

Systems and methods are provided for configuring routes through a multi-rail system. A network element in a Space Division Multiplexed (SDM) optical network includes a first switch connected to a plurality of rails in a west direction relative to the network element; a second switch connected to the plurality of rails in an east direction relative to the network element; and a plurality of optical components, located between and connected to the first switch and the second switch, each optical component supporting a rail of the plurality of rails where each rail includes a fiber path being amplified in the SDM optical network, wherein each of the first switch and the second switch are configured to selectively switch individual rails of the plurality of rails to different optical components of the plurality of optical components.

IPC Classes  ?

63.

Parallel Flow Liquid Cooling Distribution Assembly With Piston Like Pluggable Optical Module Riding Cold Plates

      
Application Number 18796458
Status Pending
Filing Date 2024-08-07
First Publication Date 2026-02-12
Owner Ciena Corporation (USA)
Inventor
  • Shearman, Simon
  • Mohajer, Behzad

Abstract

A parallel flow liquid cooling distribution assembly for use in a telecommunications or optical networking system, the assembly including: a fluid distribution plenum defining an inlet plenum and an outlet plenum; and a plurality of cold plates coupled to the fluid distribution plenum in parallel, where each of the plurality of cold plates defines a fluid flow path and includes an inlet piston cylinder adapted to be sealingly disposed within an inlet port of the inlet plenum utilizing an intervening O-ring and an outlet piston cylinder adapted to be sealingly disposed within an outlet port of the outlet plenum utilizing an intervening O-ring, and where each of the plurality of cold plates is positioned to be disposed adjacent to and in contact with a surface of an associated pluggable optical module through an associated cage of a plurality of cages and pluggable optical modules.

IPC Classes  ?

  • H05K 7/20 - Modifications to facilitate cooling, ventilating, or heating

64.

Controlling a Multi-Rail Switch in a Space-Division Multiplexing Optical Network

      
Application Number 18799363
Status Pending
Filing Date 2024-08-09
First Publication Date 2026-02-12
Owner Ciena Corporation (USA)
Inventor Jones, Kevan Peter

Abstract

Systems and methods are provided for configuring routes through a multi-rail system. A method of path computation in a Space Division Multiplexed (SDM) optical network includes representing the SDM optical network as a plurality of parallel components in an optical section; for each of N SDM services in the SDM optical network, assigning a component of the plurality of parallel components to form a serial path in the SDM optical network, wherein, once a corresponding component is assigned, the corresponding component is marked as unavailable for other services; and configuring the SDM optical network based on the assigning of the plurality of components for the N SDM services.

IPC Classes  ?

65.

PARALLEL FLOW LIQUID COOLING DISTRIBUTION ASSEMBLY WITH PISTON LIKE PLUGGABLE OPTICAL MODULE RIDING COLD PLATES

      
Application Number US2025041051
Publication Number 2026/035919
Status In Force
Filing Date 2025-08-07
Publication Date 2026-02-12
Owner CIENA CORPORATION (USA)
Inventor
  • Shearman, Simon
  • Mohajer, Behzad

Abstract

A parallel flow liquid cooling distribution assembly for use in a telecommunications or optical networking system, the assembly including: a fluid distribution plenum defining an inlet plenum and an outlet plenum; and a plurality of cold plates coupled to the fluid distribution plenum in parallel, where each of the plurality of cold plates defines a fluid flow path and includes an inlet piston cylinder adapted to be sealingly disposed within an inlet port of the inlet plenum utilizing an intervening O-ring and an outlet piston cylinder adapted to be sealingly disposed within an outlet port of the outlet plenum utilizing an intervening O-ring, and where each of the plurality of cold plates is positioned to be disposed adjacent to and in contact with a surface of an associated pluggable optical module through an associated cage of a plurality of cages and pluggable optical modules.

IPC Classes  ?

  • G02B 6/42 - Coupling light guides with opto-electronic elements
  • H05K 7/20 - Modifications to facilitate cooling, ventilating, or heating

66.

SYSTEMS AND METHODS IMPLEMENTING CONTROLLER-BASED MULTIPLE DOMAIN AUTOMATIC NEXT-HOP RESOLUTION (ANR) IN TRAFFIC ENGINEERING NETWORKS

      
Application Number 18800509
Status Pending
Filing Date 2024-08-12
First Publication Date 2026-02-12
Owner CIENA CORPORATION (USA)
Inventor
  • Tharaperiya Gamage, Amila Pradeep Kumara
  • Sivabalan, Muthurajah
  • Vaithilingam, Prabhu

Abstract

Aspects of the subject disclosure may include, for example, in response to a Border Gateway Protocol (BGP) update from an egress provider edge router connected to a destination customer network, receiving a request for an end-to-end SR policy or an end-to-end path from an ingress provider edge router, where the BGP update includes a prefix of the destination customer network and a first color; using color mapping data, determining a first domain associated with the first color and determining a second color to be associated with a second domain and mapped to the first color, where a color is a numerical value associated with a network intent of a domain, the color mapping data define mappings between different colors associated with different domains, and the mapped first color and second color enable identification of a first intent and a second intent that belong to the first domain and the second domain, respectively; and generating the end-to-end path reflecting each definition of the first and the second intents identified by the first color in the first domain and the second color in the second domain. Other embodiments are disclosed.

IPC Classes  ?

67.

CONTROLLING A MULTI-RAIL SWITCH IN A SPACE-DIVISION MULTIPLEXING OPTICAL NETWORK

      
Application Number US2025039689
Publication Number 2026/035475
Status In Force
Filing Date 2025-07-29
Publication Date 2026-02-12
Owner CIENA CORPORATION (USA)
Inventor Jones, Kevan, Peter

Abstract

Systems and methods are provided for configuring routes through a multi-rail system. A method (300) of path computation in a Space Division Multiplexed (SDM) optical network (200A-200E) includes representing (302) the SDM optical network as a plurality of parallel components (204, 202, 210) in an optical section (206); for (304) each of N SDM services in the SDM optical network, assigning a component of the plurality of parallel components (204, 202, 210) to form a serial path in the SDM optical network, wherein, once a corresponding component is assigned, the corresponding component is marked as unavailable for other services; and configuring (306) the SDM optical network based on the assigning of the plurality of components for the N SDM services.

IPC Classes  ?

68.

RF Crossing in an Optical Modulator for Equalization

      
Application Number 19352101
Status Pending
Filing Date 2025-10-07
First Publication Date 2026-02-05
Owner Ciena Corporation (USA)
Inventor
  • Delisle-Simard, Alexandre
  • Brookes, Gregory
  • Vitic, Michael

Abstract

An optical modulator includes an optical waveguide extending a length and three Radio Frequency (RF) electrodes configured to modulate an optical signal in the waveguide. The RF electrodes include an RF crossing positioned at or near an end of the length and configured to equalize the optical signal by introducing destructive interference after the crossing. At this location, high-frequency components of the optical signal are already attenuated, while low-frequency components are selectively reduced, thereby flattening the electro-optic frequency response. The RF crossing may implement topologies including GSG-to-SGS transitions, stacked or staggered electrode arrangements, symmetrical or asymmetrical crossings, or multi-layer implementations. The geometry and placement of the RF crossing are selected to maintain impedance and velocity matching while optimizing equalization. This approach improves bandwidth of traveling-wave modulators without significantly increasing half-wave voltage (VTT) or optical loss and is applicable across lithium niobate, barium titanate, Pockels, QCSE, and quantum well platforms.

IPC Classes  ?

  • G02F 1/225 - Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulatingNon-linear optics for the control of the intensity, phase, polarisation or colour by interference in an optical waveguide structure
  • G02F 1/025 - Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulatingNon-linear optics for the control of the intensity, phase, polarisation or colour based on semiconductor elements having potential barriers, e.g. having a PN or PIN junction in an optical waveguide structure
  • G02F 1/035 - Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulatingNon-linear optics for the control of the intensity, phase, polarisation or colour based on ceramics or electro-optical crystals, e.g. exhibiting Pockels or Kerr effect in an optical waveguide structure

69.

Semiconductor Device With Selective Area Epitaxy Growth Utilizing a Mask to Suppress or Enhance Growth at the Edges

      
Application Number 19357857
Status Pending
Filing Date 2025-10-14
First Publication Date 2026-02-05
Owner Ciena Corporation (USA)
Inventor
  • Macquistan, David Alexander
  • Prosyk, Kelvin

Abstract

A method of Selective Area Epitaxy (SAE) on a semiconductor wafer is disclosed. A dielectric mask is deposited on the wafer surface to define an opening for epitaxial growth. The mask includes a zigzag edge formed by successive straight facets oriented to avoid crystallographic directions associated with unintentional growth enhancement. During SAE, a semiconductor layer is grown in the opening such that edge-growth enhancement at the zigzag edge is suppressed relative to straight edges aligned with [011] or [0 11] directions. By replacing straight mask edges with zigzag geometry, fragile linear overgrowth is avoided, reducing particulate contamination and improving device reliability. The zigzag edge may be tailored by pitch, amplitude, or facet orientation, including angles such as 34°, 56°, 124°, or 146° relative to [011]. The method is applicable to III-V materials, including InP-based photonic integrated circuits, lasers, modulators, and amplifiers.

IPC Classes  ?

  • H01S 5/32 - Structure or shape of the active regionMaterials used for the active region comprising PN junctions, e.g. hetero- or double- hetero-structures
  • H01L 21/02 - Manufacture or treatment of semiconductor devices or of parts thereof
  • H01S 5/10 - Construction or shape of the optical resonator
  • H01S 5/22 - Structure or shape of the semiconductor body to guide the optical wave having a ridge or a stripe structure
  • H10F 71/00 - Manufacture or treatment of devices covered by this subclass

70.

Express Mesh Intersatellite Optical Coherent Networking

      
Application Number 19357846
Status Pending
Filing Date 2025-10-14
First Publication Date 2026-02-05
Owner Ciena Corporation (USA)
Inventor
  • Frankel, Michael Y.
  • Pelekhaty, Vladimir

Abstract

A satellite system is disclosed including a plurality of optical modems with digital signal processing circuitry supporting programmable modulation formats. A processor assigns subsets of the modems to establish inter-satellite links and ground links, and selects modulation formats based on link performance requirements such as connection distance and bandwidth demand. The system enables an express mesh inter-satellite topology, providing direct optical links among satellites positioned according to ground traffic sources and sinks, thereby reducing the number of hops, network latency, and power consumption. The processor may further adjust forward error correction coding, transmitted optical power, and wavelength allocation to optimize link performance. Satellites may dynamically reassign modems, power down unused modems, and operate in Low Earth Orbit (LEO) or Medium Earth Orbit (MEO). The disclosed methods and architectures allow efficient, low-latency satellite networking through coherent optical communications adaptable to evolving traffic patterns and environmental conditions.

IPC Classes  ?

  • H04B 10/118 - Arrangements specific to free-space transmission, i.e. transmission through air or vacuum specially adapted for satellite communication
  • H04B 10/27 - Arrangements for networking

71.

Distributed Design for Deep Reinforcement Learning and Scalable Service Function Chain Provisioning with Efficient Path Discovery

      
Application Number 18781238
Status Pending
Filing Date 2024-07-23
First Publication Date 2026-01-29
Owner Ciena Corporation (USA)
Inventor
  • Onsu, Murat Arda
  • Kantarci, Burak
  • Janulewicz, Emil

Abstract

A system for networking and computing is provided herein which can include one or more processors and a memory storing instructions that cause the system to receive a request for a SFC in a network having a plurality of data centers arranged in clusters, wherein the SFC includes one or more VNFs located in the data centers in which packets traverse for various services, provide details of the request to one or more local agents each covering a cluster, and is configured to determine provisioning aspects of the SFC in the corresponding cluster, and receive the provisioning aspects for the SFC from the one or more local agents.

IPC Classes  ?

72.

FLEXO REMOTE DESKEW

      
Application Number US2025034128
Publication Number 2026/024388
Status In Force
Filing Date 2025-06-18
Publication Date 2026-01-29
Owner CIENA CORPORATION (USA)
Inventor
  • Gareau, Sebastien
  • Osorio Cuadros, Luz Adriana

Abstract

Systems and methods for Flexible Optical Transport Network (FlexO) remote deskew procedure include, at a terminating receiver (30, 54), detecting relative skew between multiple interfaces (56, 62) in a group in a FlexO network (10, 50, 80), and signaling information based on the detected skew to one or more remote transceivers (26, 28, 52) located in a backwards direction relative to the receiver (30, 54). At a remote transceiver (26, 28, 52), the systems and methods include, based on detected skew between multiple interfaces at the terminating receiver (30, 54), receiving skew information therefrom, and causing alignment of the multiple interfaces based on the received skew information.

IPC Classes  ?

  • H04J 3/16 - Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted

73.

FlexO Remote Deskew

      
Application Number 18781324
Status Pending
Filing Date 2024-07-23
First Publication Date 2026-01-29
Owner Ciena Corporation (USA)
Inventor
  • Gareau, Sebastien
  • Osorio Cuadros, Luz Adriana

Abstract

Systems and methods for Flexible Optical Transport Network (FlexO) remote deskew procedure include, at a terminating receiver, detecting relative skew between multiple interfaces in a group in a FlexO network, and signal information based on the detected skew to one or more remote transceivers located in a backwards direction relative to the receiver. At a remote transceiver, the systems and methods include based on detected skew between multiple interfaces in a group in at a terminating receiver, receiving skew information therefrom, and causing alignment of the multiple interfaces based on the received skew information.

IPC Classes  ?

  • H04J 3/16 - Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
  • H04B 10/079 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal
  • H04J 14/08 - Time-division multiplex systems

74.

Domain Border Router Resiliency with Segment Compaction

      
Application Number 18776125
Status Pending
Filing Date 2024-07-17
First Publication Date 2026-01-22
Owner Ciena Corporation (USA)
Inventor
  • Defilippi, Todd
  • Karboubi, Amal

Abstract

Systems and methods for domain Border Router (BR) resiliency with segment compaction in Segment Routing include obtaining a compressed segment list for a calculated path in a Segment Routing network, wherein the Segment Routing network includes a plurality of domains with the calculated path being through at least two domains, wherein the compressed segment list includes a plurality of Segment Identifiers (SID) each SID identifying a segment, and wherein, when expanded, the compressed segment list matches the calculated path; analyzing the compressed segment list for any domain border routers between two domains of the at least two domains to determine associated anycast SID for the any domain border routers; and utilizing the associated anycast SID in the compressed SID list for resiliency between the two domains.

IPC Classes  ?

75.

SYSTEM AND METHOD FOR DIGITAL COMPENSATION OF TIMING SKEW MISMATCH IN TIME INTERLEAVED ANALOG TO DIGITAL CONVERTERS

      
Application Number 18774239
Status Pending
Filing Date 2024-07-16
First Publication Date 2026-01-22
Owner CIENA CORPORATION (USA)
Inventor
  • Mafi, Hamidreza
  • Aouini, Sadok
  • Ben-Hamida, Naim
  • Honarparvar, Mohammad
  • Savaria, Yvon

Abstract

Aspects of the subject disclosure may include, for example, a digital timing skew compensator, including: a first polyphase adaptive filter bank having a first input and a first output; a first input matrix coupled to the first input of the first polyphase adaptive filter bank; a first subtractor coupled to the first output of the first polyphase adaptive filter bank, wherein the first subtractor removes a first signal generated by the first polyphase adaptive filter bank from digital outputs of sub analog-to-digital converters (ADCs) of a time-interleaved ADC to create a desired signal, wherein the desired signal is coupled to the first input matrix; a modulation matrix that modulates the digital outputs of the sub-ADCs to create a modulated signal vector; a second polyphase adaptive filter bank having a second input and a second output; a second input matrix coupled to the second input of the second polyphase adaptive filter bank; and a second subtractor coupled to the second output of the second polyphase adaptive filter bank, wherein the second subtractor removes a second signal generated by the second polyphase adaptive filter bank from the modulated signal vector to create an error signal, wherein the error signal is coupled to the second input matrix. Other embodiments are disclosed.

IPC Classes  ?

76.

METHOD AND SYSTEM FOR BLIND LEARNING OF VOLTERRA EQUALIZER PARAMETERS

      
Application Number 18768868
Status Pending
Filing Date 2024-07-10
First Publication Date 2026-01-15
Owner CIENA Corporation (USA)
Inventor
  • Babaee, Ramin
  • Gharan, Shahab Oveis

Abstract

Aspects of the subject disclosure may include, for example, conducting blind learning of correction parameters for non-linear (NL) distortion associated with one or more components of a system, resulting in learned correction parameters, wherein the conducting is performed without a need to identify or estimate a reference input associated with the one or more components, and causing the learned correction parameters to be applied to an output signal associated with the one or more components to compensate for the NL distortion. Other embodiments are disclosed.

IPC Classes  ?

77.

ROADM Architecture for Wide Spectrum Channels

      
Application Number 19333655
Status Pending
Filing Date 2025-09-19
First Publication Date 2026-01-15
Owner Ciena Corporation (USA)
Inventor
  • Asselin, Serge
  • Boertjes, David W.

Abstract

A Reconfigurable Optical Add/Drop Multiplexer (ROADM) node architecture is disclosed that supports wide-spectrum channel operation. The ROADM includes a plurality of degrees, each degree comprising a Wavelength Selective Switch (WSS) configured to define variable-width spectral slices and perform spectral shaping or equalization. A central fiber/space switch interconnects slice ports of the WSSs and provides programmable partial-mesh connectivity. Local add/drop is achieved through direct connection of optical modems, including Full-Spectrum-Transponders (FSTs) that integrate multiple modems and internal multiplexing to provide wide-spectrum outputs spanning all or part of an amplified band. The fiber/space switch treats the FST as an add/drop degree, simplifying operations by eliminating intervening multiplexers and reducing external fiber connections. This architecture enables efficient end-to-end transport of wide spectral slices, reduces insertion loss, and allows scalable, cost-effective deployment of high-capacity ROADM nodes using existing optical components.

IPC Classes  ?

  • H04J 14/02 - Wavelength-division multiplex systems
  • H04B 10/2507 - Arrangements specific to fibre transmission for the reduction or elimination of distortion or dispersion

78.

Messaging Channel in a Coherent Optical DSP Frame

      
Application Number 19337260
Status Pending
Filing Date 2025-09-23
First Publication Date 2026-01-15
Owner Ciena Corporation (USA)
Inventor
  • Gareau, Sebastien
  • Creasy, Timothy James

Abstract

Systems and methods are disclosed for providing a messaging channel within a coherent optical Digital Signal Processing (DSP) frame. A coherent optical modem generates a DSP frame comprising a plurality of symbols, including padding symbols and reserved symbols, and defines a messaging channel by modulating a message on at least a subset of the padding symbols or the reserved symbols. The messaging channel enables low-bandwidth information exchange prior to Forward Error Correction (FEC) decoding on the data path, facilitating communication before establishment of a stable bidirectional link. The message may be carried in padding symbols, reserved symbols randomized to avoid strong tones, or vendor-specific symbols assigned in the first DSP sub-frame. Example message content includes hardware details, identifiers, version information, counters, payload data, and I/Q tributary mapping. The approach is applicable to DSP frames compliant with ITU-T G.709.3 Amendment 1, OIF-400ZR, or OpenZR+ specifications.

IPC Classes  ?

  • H04B 10/07 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems
  • H04B 10/40 - Transceivers
  • H04B 10/61 - Coherent receivers
  • H04J 3/14 - Monitoring arrangements
  • H04L 25/49 - Transmitting circuitsReceiving circuits using code conversion at the transmitterTransmitting circuitsReceiving circuits using predistortionTransmitting circuitsReceiving circuits using insertion of idle bits for obtaining a desired frequency spectrumTransmitting circuitsReceiving circuits using three or more amplitude levels
  • H04L 49/9057 - Arrangements for supporting packet reassembly or resequencing

79.

MONITORING SIGNAL QUALITY OF TRANSCEIVERS

      
Application Number US2025034115
Publication Number 2026/015254
Status In Force
Filing Date 2025-06-18
Publication Date 2026-01-15
Owner CIENA CORPORATION (USA)
Inventor
  • Frankel, Michael, Y.
  • Pelekhaty, Vladimir
  • Wingrove, Michael, J.

Abstract

Circuits (70, 100), systems, and methods are provided for monitoring the quality of signals. According to one implementation, a signal quality monitoring circuit (70, 100) is configured to perform a step of intermittently sampling (142) a signal waveform (20) transmitted along a communication channel to obtain a plurality of samples. For example, the signal waveform (20) includes a series of modulated symbols encoded over time and is sampled at a sampling rate lower than a symbol rate of the signal waveform (20). Also, the circuit (70, 100) is configured to perform a step of mapping (144) the plurality of samples onto a two-dimensional diagram (30, 32, 34) showing distinct amplitude levels and modulation characteristics. The circuit (70, 100) is then configured to perform a step of analyzing (146) the two-dimensional diagram (30, 32, 34) to determine signal quality of the signal waveform (20).

IPC Classes  ?

  • H04B 10/079 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal

80.

USING DIFFERENT FLEX-ALGO TOPOLOGIES FOR SID LIST COMPRESSION

      
Application Number US2025034429
Publication Number 2026/015266
Status In Force
Filing Date 2025-06-20
Publication Date 2026-01-15
Owner CIENA CORPORATION (USA)
Inventor
  • Alaettinoglu, Cengiz
  • Defilippi, Todd
  • Karboubi, Amal

Abstract

Segment Identifier (SID) list compression includes receiving (52) a calculated path (14) in a Segment Routing network (10) from a headend node (12A) to an end node (12L); utilizing (54) a compression approach to determine a segment list that, when expanded, matches the calculated path (14), wherein each segment in the segment list is identified by a SID, and wherein the SID is selected from any of a base topology in the Segment Routing network (10) and any Flexible Algorithm (Flex-Algo) topologies in the Segment Routing network (10); and providing (56) the segment list to the headend node (12A). The SID list compression can further include, prior to the receiving (52), calculating the calculated path (14) from the headend node (12A) to the end node (12L) based on one or more constraints, wherein the SIDs are selected after the calculated path (14) is determined without regard to any purpose of the any Flex-Algo topologies.

IPC Classes  ?

  • H04L 45/12 - Shortest path evaluation
  • H04L 45/50 - Routing or path finding of packets in data switching networks using label swapping, e.g. multi-protocol label switch [MPLS]
  • H04L 45/00 - Routing or path finding of packets in data switching networks
  • H04L 45/42 - Centralised routing

81.

METHOD AND SYSTEM FOR BLIND LEARNING OF VOLTERRA EQUALIZER PARAMETERS

      
Application Number US2025037130
Publication Number 2026/015721
Status In Force
Filing Date 2025-07-10
Publication Date 2026-01-15
Owner CIENA CORPORATION (USA)
Inventor
  • Babaee, Ramin
  • Gharan, Shahab Oveis

Abstract

Aspects of the subject disclosure may include, for example, conducting blind learning of correction parameters for non-linear (NL) distortion associated with one or more components of a system, resulting in learned correction parameters, wherein the conducting is performed without a need to identify or estimate a reference input associated with the one or more components, and causing the learned correction parameters to be applied to an output signal associated with the one or more components to compensate for the NL distortion. Other embodiments are disclosed.

IPC Classes  ?

  • H04B 10/2507 - Arrangements specific to fibre transmission for the reduction or elimination of distortion or dispersion
  • H04B 10/61 - Coherent receivers
  • G06N 20/00 - Machine learning

82.

In-situ polarization extinction ratio monitoring

      
Application Number 18761837
Status Pending
Filing Date 2024-07-02
First Publication Date 2026-01-08
Owner Ciena Corporation (USA)
Inventor
  • Leckie, Will
  • Beaulieu, Yves
  • Vitic, Michael
  • Picard, Marie-Josee
  • Pippo, Matthew
  • Corbeil, Sacha

Abstract

In-situ Polarization Extinction Ratio (PER) monitoring in a photonic device, such as a Silicon Photonics (SiP) chip, Photonic Integrated Circuit (PIC), and the like is disclosed. The photonic device includes a PIC; and a laser connected to an input of the PIC via Polarization-maintaining (PM) devices; wherein the PM device has a desired polarization axis on a first mode and undesired on a second undesired mode, and wherein the PIC includes an on-chip first monitoring photodiode and circuitry configured to determine Polarization Extinction Ratio (PER) based on an optical power measured by the on-chip first monitoring photodiode.

IPC Classes  ?

  • G02B 6/27 - Optical coupling means with polarisation selective and adjusting means
  • G02B 6/126 - Light guidesStructural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind using polarisation effects

83.

Side-plane connector modules for blind-mate interconnection with blade modules

      
Application Number 18766215
Status Pending
Filing Date 2024-07-08
First Publication Date 2026-01-08
Owner Ciena Corporation (USA)
Inventor
  • Frankel, Michael Y.
  • Rivaud, Daniel
  • Swinkels, Gerard Leo
  • Pelekhaty, Vladimir

Abstract

Systems and methods are provided for increasing space for external connectors on network components mounted on a rack or cabinet. According to one implementation, a Network Element (NE) assembly includes a blade module having a relatively flat form factor. The blade module, for instance, includes at least a front section, a rear section, a left-side section, and a right-side section. When the blade module is mounted in a rack, the front section thereof is arranged at or near a front portion of the rack and the rear section thereof is arranged at or near a back portion of the rack. Furthermore, the NE assembly further includes a first side-plane connector module configured to be coupled with the left-side section or right-side section of the blade module.

IPC Classes  ?

  • H05K 7/14 - Mounting supporting structure in casing or on frame or rack
  • H05K 7/20 - Modifications to facilitate cooling, ventilating, or heating

84.

Monitoring signal quality of transceivers

      
Application Number 18766216
Status Pending
Filing Date 2024-07-08
First Publication Date 2026-01-08
Owner Ciena Corporation (USA)
Inventor
  • Frankel, Michael Y.
  • Pelekhaty, Vladimir
  • Wingrove, Michael J.

Abstract

Circuits, systems, and methods are provided for monitoring the quality of signals. According to one implementation, a signal quality monitoring circuit is configured to perform a step of intermittently sampling a signal waveform transmitted along a communication channel to obtain a plurality of samples. For example, the signal waveform includes a series of modulated symbols encoded over time and is sampled at a sampling rate lower than a symbol rate of the signal waveform. Also, the circuit is configured to perform a step of mapping the plurality of samples onto a two-dimensional diagram showing distinct amplitude levels and modulation characteristics. The circuit is then configured to perform a step of analyzing the two-dimensional diagram to determine signal quality of the signal waveform.

IPC Classes  ?

  • H04B 10/079 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal

85.

Using different Flex-Algo topologies for SID list compression

      
Application Number 18766204
Status Pending
Filing Date 2024-07-08
First Publication Date 2026-01-08
Owner Ciena Corporation (USA)
Inventor
  • Alaettinoglu, Cengiz
  • Defilippi, Todd
  • Karboubi, Amal

Abstract

Segment Identifier (SID) list compression includes receiving a calculated path in a Segment Routing network from a headend node to an end node; utilizing a compression approach to determine a segment list that, when expanded, matches the calculated path, wherein each segment in the segment list is identified by a SID, and wherein the SID is selected from any of a base topology in the Segment Routing network and any Flexible Algorithm (Flex-Algo) topologies in the Segment Routing network; and providing the segment list to the headend node. The SID list compression can further include, prior to the receiving, calculating the calculated path from the headend node to the end node based one or more constraints, wherein the SIDs are selected after the calculated path is determined without regard to any purpose of the any Flex-Algo topologies.

IPC Classes  ?

  • H04L 45/00 - Routing or path finding of packets in data switching networks
  • H04L 45/02 - Topology update or discovery

86.

QUANTIFYING AND VISUALIZING SYSTEM IMPAIRMENTS IN AN OPTICAL NETWORK

      
Application Number US2025030159
Publication Number 2026/005917
Status In Force
Filing Date 2025-05-20
Publication Date 2026-01-02
Owner CIENA CORPORATION (USA)
Inventor
  • Mackay, Alex W.
  • Moxon, Blair E. P.
  • Mclaughlin, Erik
  • Campbell, Christiane L.

Abstract

Quantifying and visualizing system impairments in an optical network (100) includes, subsequent to determining baseline noise impairment values for a plurality of segments (310, 312, 314, 316, 318, 320, 322, 324) in an end-to-end path for a photonic service, determining current noise impairment values for the plurality of segments, wherein the baseline noise impairment values and the current noise impairment values relate to Signal-to-Noise Ratio (SNR) margin for the photonic service. The method includes displaying a visualization (350) of the end-to-end path for the photonic service at a level of each segment of the plurality of segments, wherein the visualization (350) includes a delta (356) between the baseline noise impairment values and the current noise impairment values and associated impact on overall noise values for the photonic service. The quantifying and visualizing system can include receiving a selection of a segment in the visualization (350) and displaying a health tile visualization (360) illustrating one or more components (310, 312, 316, 318, 322, 324, 120) in the segment.

IPC Classes  ?

  • H04B 10/079 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal
  • H04B 10/03 - Arrangements for fault recovery
  • H04Q 11/00 - Selecting arrangements for multiplex systems

87.

HITLESS READMITTANCE OF RECOVERED TRAFFIC TO A GROUP SUPPORTING PARTIAL SURVIVABILITY

      
Application Number US2025034111
Publication Number 2026/006066
Status In Force
Filing Date 2025-06-18
Publication Date 2026-01-02
Owner CIENA CORPORATION (USA)
Inventor Mccarthy, Andrew

Abstract

Systems and methods (50) for hitless readmittance of recovered traffic to a group supporting partial survivability include receiving (52) a plurality of components (16), wherein each component of the plurality of components is a traffic flow having a frequency and phase of associated frame position, and wherein the plurality of components represent an aggregate signal. The methods include equalizing (54) skew of the plurality of components (16); responsive (56) to one or more failed components of the plurality of components, replacing the one or more failed components with an associated replacement signal; and, subsequent (58) to the one or more failed components becoming one or more recovered components, hitlessly readmitting the one or more recovered components by modifying the skew until non-failed components and the one or more recovered components are phase aligned.

IPC Classes  ?

88.

Hitless readmittance of recovered traffic to a group supporting partial survivability

      
Application Number 18755565
Status Pending
Filing Date 2024-06-26
First Publication Date 2026-01-01
Owner Ciena Corporation (USA)
Inventor Mccarthy, Andrew

Abstract

Systems and methods for hitless readmittance of recovered traffic to a group supporting partial survivability include receiving a plurality of components, wherein each component of the plurality of components is a traffic flow having a frequency and phase of associated frame position, and wherein the plurality of components represent an aggregate signal; equalizing skew of the plurality of components; responsive to one or more failed components of the plurality of components, replacing the one or more failed components with an associated replacement signal; and, subsequent to the one or more failed components becoming one or more recovered components, hitlessly readmitting the one or more recovered components by modifying the skew until non-failed components and the one or more recovered components are phase aligned.

IPC Classes  ?

  • H04B 10/03 - Arrangements for fault recovery
  • H04Q 11/00 - Selecting arrangements for multiplex systems

89.

MULTI-RAIL ROUTING AND SPECTRUM ASSIGNMENT

      
Application Number 18756951
Status Pending
Filing Date 2024-06-27
First Publication Date 2026-01-01
Owner CIENA CORPORATION (USA)
Inventor
  • Pouya, Hamed
  • Châtelain, Benoît

Abstract

Aspects of the subject disclosure may include, for example: obtaining first data indicative of first parallel links between a first pair of network nodes, the first data comprising a first indication of first available frequency slot(s) for a first one of the first parallel links and a second indication of second available frequency slot(s) for a second one of the first parallel links; obtaining second data indicative of a second link between a second pair of network nodes, the second data comprising a third indication of third available frequency slot(s) for the second link; selecting (as a selected link) the first one or the second one of the first parallel links, the selecting being in accordance with an availability in the selected link of a particular available frequency slot; and outputting a route including the selected link and the second link. Other embodiments are disclosed.

IPC Classes  ?

90.

Service Level Alarm Reporting Control

      
Application Number 18758834
Status Pending
Filing Date 2024-06-28
First Publication Date 2026-01-01
Owner Ciena Corporation (USA)
Inventor Ibach, Trevor John

Abstract

A network element includes a plurality of ports configured to connect to a network; and circuitry configured to configure a service with a second network element in the network where the service utilizes a plurality of resources on the network element and the second network element, configure alarm suppression on the service, detect faults associated with the plurality of resources for the service and suppress reporting of alarms based on the alarm suppression, and remove the alarm suppression responsive to a period of time where there are no detected faults associated with all of the plurality of resources. The alarm suppression can be controlled by one of Alarm Reporting Control (ARC) and Auto In-Service (AINS).

IPC Classes  ?

  • H04L 41/0604 - Management of faults, events, alarms or notifications using filtering, e.g. reduction of information by using priority, element types, position or time
  • H04L 41/0806 - Configuration setting for initial configuration or provisioning, e.g. plug-and-play

91.

Quantifying and visualizing system impairments in an optical network

      
Application Number 18754736
Status Pending
Filing Date 2024-06-26
First Publication Date 2026-01-01
Owner Ciena Corporation (USA)
Inventor
  • Mackay, Alex W.
  • Moxon, Blair E. P.
  • Mclaughlin, Erik
  • Campbell, Christiane L.

Abstract

Quantifying and visualizing system impairments in an optical network includes, subsequent to determining baseline noise impairment values for a plurality of segments in an end-to-end path for a photonic service, determining current noise impairment values for the plurality of segments, wherein the baseline noise impairment values and the current noise impairment values relate to Signal-to-Noise Ratio (SNR) margin for the photonic service; and displaying a visualization of the end-to-end path for the photonic service, at a level of each segment of the plurality of segments, wherein the visualization includes a delta between the baseline noise impairment values and the current impairment noise values and associated impact on overall noise values for the photonic service. The quantifying and visualizing system can include receiving a selection of a segment in the visualization and displaying a health tile visualization illustrating one or more components in the segment.

IPC Classes  ?

  • H04B 10/077 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an in-service signal using a supervisory or additional signal
  • H04B 10/073 - Arrangements for monitoring or testing transmission systemsArrangements for fault measurement of transmission systems using an out-of-service signal

92.

Enhancing real-time multi-layer assurance on packet over optical networks with AI large language models and cognitive search

      
Application Number 18756953
Status Pending
Filing Date 2024-06-27
First Publication Date 2026-01-01
Owner Ciena Corporation (USA)
Inventor
  • Rokui, Mohammad Reza
  • Dell, John
  • Kung, Richard

Abstract

Systems, methods, and non-transitory computer-readable media are provided for conducting user query searches for performing network assurance queries. According to one implementation, a method includes a step of receiving a user query regarding network assurance for ensuring that a network domain is operating reliably, wherein the user query relates to one of finding an issue in the network domain, understating the issue, and determining corrective actions for the issue. The method also includes a step of obtaining real-time telemetry information and inventory information associated with the network domain. Also, the method includes a step of using the real-time telemetry information and inventory information to create an enhanced user query. The method further includes a step of feeding the enhanced user query to an Artificial Intelligence (AI) network assurance solution.

IPC Classes  ?

  • H04Q 11/00 - Selecting arrangements for multiplex systems

93.

METHODS AND SYSTEMS FOR LEVERAGING A DYNAMIC HOST CONFIGURATION PROTOCOL (DHCP) RELAY AGENT (RA) TO OBTAIN ZERO-TOUCH PROVISIONING (ZTP) FAILURE INFORMATION

      
Application Number 18751777
Status Pending
Filing Date 2024-06-24
First Publication Date 2025-12-25
Owner CIENA CORPORATION (USA)
Inventor
  • Banc, Alex
  • Peng, Cheng

Abstract

Aspects of the subject disclosure may include, for example, receiving a Dynamic Host Configuration Protocol (DHCP) message from a network element (NE), wherein the DHCP message includes information relating to a zero-touch provisioning (ZTP) failure, and performing one or more actions to extract the information from the DHCP message and to store the information for access by one or more other devices or systems. Other embodiments are disclosed.

IPC Classes  ?

  • H04L 41/0686 - Additional information in the notification, e.g. enhancement of specific meta-data
  • H04L 43/0823 - Errors, e.g. transmission errors

94.

Shear Resistant Conformal Thermal Gap Filler Assembly for Pluggable Optical Module Heatsinks

      
Application Number 18748335
Status Pending
Filing Date 2024-06-20
First Publication Date 2025-12-25
Owner Ciena Corporation (USA)
Inventor
  • Ajersch, Peter
  • Meunier, Trevor

Abstract

A shear resistant conformal thermal gap filler assembly for a circuit pack including a heatsink base collocated with an opening in a cage adapted to receive a pluggable optical module, a thermally conductive compressible material layer disposed on the heatsink base, and a thermally conductive shear resistant bearing surface disposed adjacent to the thermally conductive compressible material layer opposite the heatsink base, where the thermally conductive shear resistant bearing surface is adapted to contact a surface of the pluggable optical module through the opening in the cage when the pluggable optical module is received within the cage, and where the thermally conductive compressible material layer and the thermally conductive shear resistant bearing surface are adapted to conform to deviations in the surface of the pluggable optical module.

IPC Classes  ?

  • G02B 6/42 - Coupling light guides with opto-electronic elements

95.

TRANSMITTER-RECEIVER INTERMEDIATE FREQUENCY (IF)-ASSISTED DECOMPOSITION OF SYSTEM TRANSFER FUNCTION

      
Application Number 18753297
Status Pending
Filing Date 2024-06-25
First Publication Date 2025-12-25
Owner CIENA CORPORATION (USA)
Inventor
  • Gharan, Shahab Oveis
  • Borowiec, Andrzej

Abstract

Aspects of the subject disclosure may include, for example, based on a transmission of a transmit (Tx) signal from a coherent optical transmitter to a coherent optical receiver, extracting a transfer function of the coherent optical transmitter, a transfer function of the coherent optical receiver, one or more impairments associated with the coherent optical transmitter, one or more impairments associated with the coherent optical receiver, or a combination thereof to facilitate calibration or impairment characterization of one or more of the coherent optical transmitter and the coherent optical receiver, wherein an offset between a laser frequency of the coherent optical transmitter and a laser frequency of the coherent optical receiver satisfies a threshold so as to enable the extracting. Other embodiments are disclosed.

IPC Classes  ?

96.

CONFIGURING CONDUCTIVE SEPARATING STRUCTURES BETWEEN DIES AND SUBSTRATES

      
Application Number 18742288
Status Pending
Filing Date 2024-06-13
First Publication Date 2025-12-18
Owner Ciena Corporation (USA)
Inventor
  • Savard, Simon
  • Bélanger, Luc

Abstract

In one aspect, in general, an apparatus comprises: a die having a surface over which one or more metal contacts are arranged and over which one or more contact-sensitive structures are arranged; a plurality of conductive separating structures, each of the conductive separating structures (1) comprising two or more stud bumps, and (2) having a first stud bump of the two or more stud bumps in contact with at least one of the one or more metal contacts; a conductive paste coating a portion of each of the conductive separating structures including at least a portion of a second stud bump of the two or more stud bumps; and a substrate abutting the conductive paste at an end of the second stud bump.

IPC Classes  ?

  • H01L 23/00 - Details of semiconductor or other solid state devices

97.

AUTONOMOUS ADAPTIVE ROUTE-SUMMARIZATION

      
Application Number 18746731
Status Pending
Filing Date 2024-06-18
First Publication Date 2025-12-18
Owner Ciena Corporation (USA)
Inventor
  • Prakash, Anurag
  • Mada, Praveen Kumar
  • Guntumadugu, Chaitanya Varma
  • Kumar, Jayesh Jayachandra

Abstract

Aspects of the subject disclosure may include, for example, an apparatus, comprising: a processing system including a processor; and a memory that stores executable instructions that, when executed by the processing system, facilitate performance of operations, the operations comprising: automatically determining for a plurality of downstream network nodes one or more subnet identifiers, one or more network identifiers, or a combination thereof; automatically summarizing the one or more subnet identifiers, the one or more network identifiers, or the combination thereof to produce a summary; automatically determining whether the summary requires updating, resulting in a determination; and responsive to the determination being that the summary requires updating, automatically updating the summary to produce an updated summary, wherein the updated summary: deletes one or more subnets that were in the summary; adds one or more subnets that were not in the summary; deletes one or more networks that were in the summary, adds one or more networks that were not in the summary; deletes one or more non-existent identifiers, other than the one or more subnet identifiers and the one or more network identifiers, that were in the summary; adds one or more non-existent identifiers, other than the one or more subnet identifiers and the one or more network identifiers, that were not in the summary; or any combination thereof. Other embodiments are disclosed.

IPC Classes  ?

  • H04L 43/10 - Active monitoring, e.g. heartbeat, ping or trace-route
  • H04L 45/02 - Topology update or discovery

98.

Duty-cycle distortion (DCD) and bit-level inter-symbol interference (ISI) pre- compensation for a digital-to-analog converter (DAC)

      
Application Number 18742010
Grant Number 12500797
Status In Force
Filing Date 2024-06-13
First Publication Date 2025-12-16
Grant Date 2025-12-16
Owner CIENA CORPORATION (USA)
Inventor
  • Babaee, Ramin
  • Gharan, Shahab Oveis

Abstract

Aspects of the subject disclosure may include, for example, obtaining a digital input signal for conversion into analog by a digital-to-analog converter (DAC), and performing filtering operations relating to the digital input signal, wherein the filtering operations provide one or more of pre-compensation for duty-cycle distortion (DCD) associated with the DAC and pre-compensation for bit-level inter-symbol interference (ISI) associated with the DAC. Other embodiments are disclosed.

IPC Classes  ?

  • H04L 25/03 - Shaping networks in transmitter or receiver, e.g. adaptive shaping networks

99.

Programmable Path Computation Engine

      
Application Number 19297417
Status Pending
Filing Date 2025-08-12
First Publication Date 2025-12-04
Owner Ciena Corporation (USA)
Inventor
  • Defilippi, Todd
  • Alaettinoglu, Cengiz
  • Amritkar, Parag
  • Deshpande, Peeyush

Abstract

A network control system is configured to manage controllable network elements or network paths through programmable rule-based engines operating at multiple scopes. A plurality of managed objects, including operator-intent objects such as Segment Routing (SR) policies and Traffic Engineering (TE) tunnels, and path-calculation objects such as managed paths, are maintained. Each rule-based engine is associated with a scope comprising at least an individual managed object scope, a set of related managed objects scope, and a network-wide scope. State information of the managed objects is monitored at each scope, and one or more customizable rules are applied to evaluate conditions based on the monitored state information. Responsive to the evaluations, the system performs fine-grained actions on individual managed objects and broad-scale actions across multiple managed objects within a common network control framework. Bandwidth tracking, constraint management, and coordinated group-level path recalculations are supported to optimize network performance and adapt to real-time events without code-level customization.

IPC Classes  ?

  • H04L 47/125 - Avoiding congestionRecovering from congestion by balancing the load, e.g. traffic engineering
  • H04L 47/76 - Admission controlResource allocation using dynamic resource allocation, e.g. in-call renegotiation requested by the user or requested by the network in response to changing network conditions

100.

Method and Apparatus for Analyzing Objects with a Coherent Optical System

      
Document Number 03273786
Status Pending
Filing Date 2025-05-14
Open to Public Date 2025-11-29
Owner Ciena Corporation (USA)
Inventor
  • Buscaino, Brandon Taylor
  • Mirdehghan, Seyed Parsa
  • Pasandi, Mohammad Ebrahim Mousa
  • Charlton, Douglas
  • Kutulakos, Kiriakos Neoklis
  • Lindell, David Brian

IPC Classes  ?

  • G01S 7/48 - Details of systems according to groups , , of systems according to group
  • G01S 7/499 - Details of systems according to groups , , of systems according to group using polarisation effects
  1     2     3     ...     22        Next Page