Agile Analog Ltd.

United Kingdom

Back to Profile

1-18 of 18 for Agile Analog Ltd. Sort by
Query
Aggregations
IP Type
        Patent 13
        Trademark 5
Jurisdiction
        World 9
        United States 8
        Europe 1
Date
2024 4
2023 4
2022 2
2021 5
2020 1
See more
IPC Class
G06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods 6
G06F 111/02 - CAD in a network environment, e.g. collaborative CAD or distributed simulation 3
G06F 30/36 - Circuit design at the analogue level 3
G06F 30/39 - Circuit design at the physical level 3
G05F 1/565 - Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor 2
See more
NICE Class
09 - Scientific and electric apparatus and instruments 5
42 - Scientific, technological and industrial services, research and design 5
Status
Pending 5
Registered / In Force 13

1.

METHOD AND APPARATUS FOR DETECTING AN ATTACK ON OR DEGRADATION OF AN ELECTRONIC CIRCUIT

      
Application Number 18691856
Status Pending
Filing Date 2022-09-15
First Publication Date 2024-11-14
Owner Agile Analog Ltd (United Kingdom)
Inventor
  • Ramsdale, Tim
  • Muszynska, Katarzyna

Abstract

An apparatus for detecting an attack on, or degradation of, an electric circuit is disclosed herein. The apparatus comprises a voltage level detector configured to determine whether the voltage level of the electric circuit exceeds a maximum selected threshold value, and to generate a first binary voltage limitation signal having if the voltage level exceeds the maximum selected threshold value. The apparatus also comprises a marginal voltage level detector configured to determine whether the voltage level of the electric circuit exceeds a marginal selected threshold value, the marginal selected threshold value being less than the maximum selected threshold value, and to generate a second binary voltage limitation signal having if the voltage level exceeds the marginal selected threshold value. A safety monitoring system monitors the first and second binary voltage limitation signals and is configured to determine that a possible attack or degradation has taken place based on at least one of the first binary voltage limitation signal and the second binary voltage limitation signal.

IPC Classes  ?

  • G06F 21/75 - Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation, e.g. to counteract reverse engineering
  • G06F 21/56 - Computer malware detection or handling, e.g. anti-virus arrangements

2.

ANALOGUE CIRCUIT DESIGN

      
Application Number 18267247
Status Pending
Filing Date 2021-11-16
First Publication Date 2024-02-22
Owner Agile Analog Ltd (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is disclosed herein. The analogue circuit design apparatus is configured to receive information representing technical requirements for the analogue circuit, wherein the technical requirements comprise (i) at least one circuit performance requirement, and (ii) at least one manufacturing requirement for the analogue circuit to satisfy a specific set of manufacturing process related rules. The analogue circuit design apparatus is configured to identify a plurality of potential analogue circuit design architectures, for satisfying the circuit performance requirement, that will satisfy the at least one manufacturing requirement and select, as a current analogue circuit design architecture, an initial analogue circuit design architecture from among the plurality of potential analogue circuit design architectures, wherein the selection of the initial analogue circuit design is dependent on the set of manufacturing process related rules.

IPC Classes  ?

  • G06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

3.

ANALOGUE CIRCUIT DESIGN

      
Application Number GB2023051950
Publication Number 2024/023496
Status In Force
Filing Date 2023-07-24
Publication Date 2024-02-01
Owner AGILE ANALOG LTD (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is configured to receive information representing electrical requirements for the analogue circuit, identify a plurality of potential layout techniques such as symmetrical, common centroid, and interdigitated layout technique, select one of the potential layout technique as the current selected layout technique, and determine physical properties of the analogue circuit based on the electrical requirements and the current selected layout technique. The analogue circuit design apparatus is configured to determine whether the current selected layout technique and determined physical properties of the analogue circuits meet the electrical requirements, and in the event that they do meet the electrical requirements, produce and output a design, or if they do not meet the electrical requirements, to repeat the process with a different selected layout technique as the current selected layout technique.

IPC Classes  ?

  • G06F 30/373 - Design optimisation
  • G06F 30/27 - Design optimisation, verification or simulation using machine learning, e.g. artificial intelligence, neural networks, support vector machines [SVM] or training a model
  • G06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
  • G06F 30/392 - Floor-planning or layout, e.g. partitioning or placement
  • G06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

4.

Low dropout regulator

      
Application Number 18037922
Grant Number 12346141
Status In Force
Filing Date 2021-11-26
First Publication Date 2024-01-04
Grant Date 2025-07-01
Owner Agile Analog Ltd (United Kingdom)
Inventor Banappagol, Mallikarjun

Abstract

A low dropout regulator comprising: a supply voltage connection for receiving a supply voltage; a load voltage output connection for providing a load voltage to a load; load voltage output control circuitry comprising a pass transistor configured to regulate the load voltage based on a voltage at its gate region; adaptive biasing circuitry comprising: a biasing transistor configured to regulate the voltage provided to the gate region of the pass transistor based on a voltage provided to a gate region of the biasing transistor; and operational transconductance amplifier, OTA, circuitry comprising a first OTA transistor and a second OTA transistor, wherein a gate region of the first OTA transistor is arranged to receive a reference voltage and a gate region of the second OTA transistor is arranged to receive a voltage indicative of the load voltage; and adaptive compensation circuitry comprising: (i) a first compensation capacitor having a first electrode and a second electrode, (ii) a second compensation capacitor having a first electrode and a second electrode, and (iii) a first compensation transistor, wherein the second electrode of the first compensation capacitor is coupled to a first region of the first compensation transistor, and wherein the first electrode of the second compensation capacitor is coupled to both a second and a gate region of the first compensation transistor; wherein a first region of the second OTA transistor is coupled to: (i) the supply voltage connection, (ii) the first electrode of the first compensation capacitor, and (iii) the gate region of the biasing transistor; and wherein a second electrode of the second compensation capacitor is coupled to a first region of the biasing transistor.

IPC Classes  ?

  • G05F 1/575 - Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
  • G05F 1/565 - Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
  • G05F 1/59 - Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load
  • G05F 3/26 - Current mirrors

5.

ANALOGUE CIRCUIT DESIGN

      
Application Number 17910616
Status Pending
Filing Date 2021-02-22
First Publication Date 2023-04-13
Owner Agile Analog Ltd (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is disclosed comprising a primary design unit and a plurality of secondary design units. The primary design unit is configured to: identify a plurality of circuit portions for forming the analogue circuit; determine for each circuit portion respective technical criteria; and provide the respective technical criteria to at least one of a plurality of secondary design units. Each of the plurality of secondary design units is configured to: design a respective circuit portion based on the technical criteria for that respective circuit portion; and output a resulting initial design of the respective circuit portion. The primary design unit is further configured to obtain, a set of designs comprising a respective design for each circuit portion, generate, at least an initial design for the analogue circuit, based on the set of designs, simulate an analogue circuit based on the generated design and verify whether or not the analogue circuit meets the technical requirements for the analogue circuit.

IPC Classes  ?

  • G06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

6.

ANALOGUE CIRCUIT DESIGN

      
Application Number 17910614
Status Pending
Filing Date 2021-02-22
First Publication Date 2023-04-13
Owner Agile Analog Ltd (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is disclosed comprising a primary design unit and a plurality of secondary design units. The primary design unit is configured to: identify a plurality of circuit portions for forming the analogue circuit; determine for each circuit portion respective technical criteria; and provide the respective technical criteria to at least one of a plurality of secondary design units. Each of the plurality of secondary design units is configured to: design a respective circuit portion based on the technical criteria for that respective circuit portion; and output a resulting initial design of the respective circuit portion. After at least an initial design of a given circuit portion has been completed by at least another one of the secondary design units, at least one of the secondary design units is configured to adapt its output initial design based on a context of its corresponding circuit portion.

IPC Classes  ?

  • G06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

7.

ANALOGUE CIRCUIT DESIGN

      
Application Number 17910617
Status Pending
Filing Date 2021-02-22
First Publication Date 2023-04-13
Owner Agile Analog Ltd (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is disclosed comprising a primary design unit and a plurality of secondary design units. The primary design unit is configured to: receive information representing technical requirements for the analogue circuit; identify, based on the received information, a plurality of circuit portions for forming the analogue circuit; determine, for each circuit portion of the plurality circuit portions, respective technical criteria for that circuit portion; produce a set of designs comprising a respective design for each circuit portion; for at least one circuit portion of the plurality of circuit portions obtain information relating to parasitics that will be experienced in the analogue circuit if the analogue circuit were to include that designed circuit portion; adapt the design of at least one circuit portion based on the obtained information relating to parasitics; and output a complete circuit design including at least one circuit portion adapted based on obtained information relating to parasitics.

IPC Classes  ?

  • G06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

8.

METHOD AND APPARATUS FOR DETECTING AN ATTACK ON OR DEGRADATION OF AN ELECTRONIC CIRCUIT

      
Application Number GB2022052332
Publication Number 2023/041911
Status In Force
Filing Date 2022-09-15
Publication Date 2023-03-23
Owner AGILE ANALOG LTD (United Kingdom)
Inventor
  • Ramsdale, Tim
  • Muszynska, Katarzyna

Abstract

An apparatus for detecting an attack on, or degradation of, an electric circuit is disclosed herein. The apparatus comprises a voltage level detector configured to determine whether the voltage level of the electric circuit exceeds a maximum selected threshold value, and to generate a first binary voltage limitation signal having if the voltage level exceeds the maximum selected threshold value. The apparatus also comprises a marginal voltage level detector configured to determine whether the voltage level of the electric circuit exceeds a marginal selected threshold value, the marginal selected threshold value being less than the maximum selected threshold value, and to generate a second binary voltage limitation signal having if the voltage level exceeds the marginal selected threshold value. A safety monitoring system monitors the first and second binary voltage limitation signals and is configured to determine that a possible attack or degradation has taken place based on at least one of the first binary voltage limitation signal and the second binary voltage limitation signal.

IPC Classes  ?

  • G06F 21/75 - Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation, e.g. to counteract reverse engineering
  • G06F 1/28 - Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
  • H04L 9/00 - Arrangements for secret or secure communicationsNetwork security protocols

9.

ANALOGUE CIRCUIT DESIGN

      
Application Number GB2021052959
Publication Number 2022/136822
Status In Force
Filing Date 2021-11-16
Publication Date 2022-06-30
Owner AGILE ANALOG LTD (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is disclosed herein. The analogue circuit design apparatus is configured to receive information representing technical requirements for the analogue circuit, wherein the technical requirements comprise (i) at least one circuit performance requirement, and (ii) at least one manufacturing requirement for the analogue circuit to satisfy a specific set of manufacturing process related rules. The analogue circuit design apparatus is configured to identify a plurality of potential analogue circuit design architectures, for satisfying the circuit performance requirement, that will satisfy the at least one manufacturing requirement and select, as a current analogue circuit design architecture, an initial analogue circuit design architecture from among the plurality of potential analogue circuit design architectures, wherein the selection of the initial analogue circuit design is dependent on the set of manufacturing process related rules.

IPC Classes  ?

  • G06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
  • G06F 30/373 - Design optimisation
  • G06F 111/04 - Constraint-based CAD
  • G06F 111/20 - Configuration CAD, e.g. designing by assembling or positioning modules selected from libraries of predesigned modules
  • G06F 119/18 - Manufacturability analysis or optimisation for manufacturability

10.

LOW DROPOUT REGULATOR

      
Application Number GB2021053082
Publication Number 2022/112785
Status In Force
Filing Date 2021-11-26
Publication Date 2022-06-02
Owner AGILE ANALOG LTD (United Kingdom)
Inventor Banappagol, Mallikarjun

Abstract

A low dropout regulator comprising: a supply voltage connection for receiving a supply voltage; a load voltage output connection for providing a load voltage to a load; load voltage output control circuitry comprising a pass transistor configured to regulate the load voltage based on a voltage at its gate region; adaptive biasing circuitry comprising: a biasing transistor configured to regulate the voltage provided to the gate region of the pass transistor based on a voltage provided to a gate region of the biasing transistor; and operational transconductance amplifier, OTA, circuitry comprising a first OTA transistor and a second OTA transistor, wherein a gate region of the first OTA transistor is arranged to receive a reference voltage and a gate region of the second OTA transistor is arranged to receive a voltage indicative of the load voltage; and adaptive compensation circuitry comprising: (i) a first compensation capacitor having a first electrode and a second electrode, (ii) a second compensation capacitor having a first electrode and a second electrode, and (iii) a first compensation transistor, wherein the second electrode of the first compensation capacitor is coupled to a first region of the first compensation transistor, and wherein the first electrode of the second compensation capacitor is coupled to both a second and a gate region of the first compensation transistor; wherein a first region of the second OTA transistor is coupled to: (i) the supply voltage connection, (ii) the first electrode of the first compensation capacitor, and (iii) the gate region of the biasing transistor; and wherein a second electrode of the second compensation capacitor is coupled to a first region of the biasing transistor.

IPC Classes  ?

  • G05F 1/565 - Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
  • G05F 1/575 - Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
  • H03F 1/00 - Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements

11.

ANALOGUE CIRCUIT DESIGN

      
Application Number GB2021050436
Publication Number 2021/181062
Status In Force
Filing Date 2021-02-22
Publication Date 2021-09-16
Owner AGILE ANALOG LTD (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is disclosed comprising a primary design unit and a plurality of secondary design units. The primary design unit is configured to: identify a plurality of circuit portions for forming the analogue circuit; determine for each circuit portion respectix/e technical criteria; and provide the respective technical criteria to at least one of a plurality of secondary design units. Each of the plurality of secondary design units is configured to: design a respective circuit portion based on the technical criteria for that respective circuit portion; and output a resulting initial design of the respective circuit portion. The primary design unit is further configured to obtain, a set of designs comprising a respective design for each circuit portion, generate, at least an initial design for the analogue circuit, based on the set of designs, simulate an analogue circuit based on the generated design and verify whether or not the analogue circuit meets the technical requirements for the analogue circuit.

IPC Classes  ?

  • G06F 30/36 - Circuit design at the analogue level
  • G06F 30/39 - Circuit design at the physical level
  • G06F 111/02 - CAD in a network environment, e.g. collaborative CAD or distributed simulation

12.

ANALOGUE CIRCUIT DESIGN

      
Application Number GB2021050437
Publication Number 2021/181063
Status In Force
Filing Date 2021-02-22
Publication Date 2021-09-16
Owner AGILE ANALOG LTD (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is disclosed comprising a primary design unit and a plurality of secondary design units. The primary design unit is configured to: receive information representing technical requirements for the analogue circuit; identify, based on the received information, a plurality of circuit portions for forming the analogue circuit; determine, for each circuit portion of the plurality circuit portions, respective technical criteria for that circuit portion; produce a set of designs comprising a respective design for each circuit portion; for at least one circuit portion of the plurality of circuit portions obtain information relating to parasitics that will be experienced in the analogue circuit if the analogue circuit were to include that designed circuit portion; adapt the design of at least one circuit portion based on the obtained information relating to parasitics; and output a complete circuit design including at least one circuit portion adapted based on obtained information relating to parasitics.

IPC Classes  ?

  • G06F 30/36 - Circuit design at the analogue level
  • G06F 30/39 - Circuit design at the physical level
  • G06F 111/02 - CAD in a network environment, e.g. collaborative CAD or distributed simulation

13.

ANALOGUE CIRCUIT DESIGN

      
Application Number GB2021050435
Publication Number 2021/181061
Status In Force
Filing Date 2021-02-22
Publication Date 2021-09-16
Owner AGILE ANALOG LTD (United Kingdom)
Inventor Hulse, Michael

Abstract

An analogue circuit design apparatus is disclosed comprising a primary design unit and a plurality of secondary design units. The primary design unit is configured to: identify a plurality of circuit portions for forming the analogue circuit; determine for each circuit portion respective technical criteria; and provide the respective technical criteria to at least one of a plurality of secondary design units. Each of the plurality of secondary design units is configured to: design a respective circuit portion based on the technical criteria for that respective circuit portion; and output a resulting initial design of the respective circuit portion. After at least an initial design of a given circuit portion has been completed by at least another one of the secondary design units, at least one of the secondary design units is configured to adapt its output initial design based on a context of its corresponding circuit portion.

IPC Classes  ?

  • G06F 30/36 - Circuit design at the analogue level
  • G06F 30/39 - Circuit design at the physical level
  • G06F 111/02 - CAD in a network environment, e.g. collaborative CAD or distributed simulation

14.

COMPOSA

      
Application Number 1610963
Status Registered
Filing Date 2021-06-07
Registration Date 2021-06-07
Owner Agile Analog Ltd. (United Kingdom)
NICE Classes  ?
  • 09 - Scientific and electric apparatus and instruments
  • 42 - Scientific, technological and industrial services, research and design

Goods & Services

Semiconductor intellectual property cores; integrated circuits; software for the design of semiconductor intellectual property cores and integrated circuits; downloadable electronic publications relating to the foregoing. Technical design and development services; design and development of semiconductor intellectual property cores and integrated circuits; design and development of software for the design of semiconductor intellectual property cores and integrated circuits; support, updating and maintenance of computer software; information, advisory and consultancy services relating to the foregoing.

15.

COMPOSA

      
Serial Number 79319322
Status Registered
Filing Date 2021-06-07
Registration Date 2023-01-31
Owner Agile Analog Ltd. (United Kingdom)
NICE Classes  ?
  • 09 - Scientific and electric apparatus and instruments
  • 42 - Scientific, technological and industrial services, research and design

Goods & Services

Semiconductor intellectual property cores being devices; integrated circuits; downloaded and recorded software for the design of semiconductor intellectual property cores and integrated circuits; downloadable electronic publications, namely, e-books, periodicals, journals, magazines, articles, newsletters, whitepapers and brochures relating to semiconductor intellectual property cores, integrated circuits and software for the design of semiconductor intellectual property cores and integrated circuits Technical design and development services, namely, technical design and development of semiconductor intellectual property cores and integrated circuits; design and development of semiconductor intellectual property cores and integrated circuits; design and development of software for the design of semiconductor intellectual property cores and integrated circuits; Technical support services, namely, troubleshooting of computer software problems; updating and maintenance of computer software; information, advisory and consultancy services relating to the foregoing

16.

AGILE ANALOG

      
Application Number 1513308
Status Registered
Filing Date 2019-11-01
Registration Date 2019-11-01
Owner Agile Analog Ltd. (United Kingdom)
NICE Classes  ?
  • 09 - Scientific and electric apparatus and instruments
  • 42 - Scientific, technological and industrial services, research and design

Goods & Services

Semiconductor intellectual property cores; integrated circuits; software for the design of semiconductor intellectual property cores and integrated circuits; downloadable electronic publications relating to the foregoing. Technical design and development services; design and development of semiconductor intellectual property cores and integrated circuits; design and development of software for the design of semiconductor intellectual property cores and integrated circuits; support, updating and maintenance of computer software; information, advisory and consultancy services relating to the foregoing.

17.

AGILE ANALOG

      
Serial Number 79278201
Status Registered
Filing Date 2019-11-01
Registration Date 2023-12-05
Owner Agile Analog Ltd. (United Kingdom)
NICE Classes  ?
  • 09 - Scientific and electric apparatus and instruments
  • 42 - Scientific, technological and industrial services, research and design

Goods & Services

Configurable semiconductor intellectual property cores; downloadable software for the design of configurable semiconductor intellectual property cores and software for the design of integrated circuits; all of the foregoing being semiconductor intellectual property cores for Power on reset circuits (PORs), Standard cell libraries; downloadable electronic publications in the nature of articles, reports, research papers, white papers, journals and user manuals relating to the foregoing Technical design and development services for computer hardware and software; design and development of configurable semiconductor intellectual property cores, namely, semiconductor intellectual property cores for Power on reset circuits (PORs), Standard cell libraries; design and development of software for the design of configurable semiconductor intellectual property cores and design and development of software for the design of integrated circuits, namely, semiconductor intellectual property cores for Power on reset circuits (PORs), Electronic oscillator circuits, Standard cell libraries; support being diagnosing of computer software problems; updating and maintenance of computer software; information, advisory and consultancy services relating to the foregoing

18.

AGILE ANALOG

      
Application Number 018059011
Status Registered
Filing Date 2019-05-01
Registration Date 2020-11-30
Owner Agile Analog Ltd. (United Kingdom)
NICE Classes  ?
  • 09 - Scientific and electric apparatus and instruments
  • 42 - Scientific, technological and industrial services, research and design

Goods & Services

Configurable semiconductor intellectual property cores; software for the design of configurable semiconductor intellectual property cores and software for the design of integrated circuits; downloadable electronic publications relating to the foregoing. Technical design and development services; design and development of configurable semiconductor intellectual property cores; design and development of software for the design of configurable semiconductor intellectual property cores and design and development of software for the design of integrated circuits; support, updating and maintenance of computer software; information, advisory and consultancy services relating to the foregoing.