2023
|
Invention
|
Private memory mode sequential memory access in multi-threaded computing. Processors, systems and... |
|
Invention
|
Vectorized scalar processor for executing scalar instructions in multi-threaded computing. Proces... |
|
Invention
|
Single instruction multiple dispatches for short kernels in a reconfigurable parallel processor. ... |
|
Invention
|
Hardware supported multiply-accumulate (mac) operation in a reconfigurable parallel processor.
P... |
2022
|
Invention
|
Mixed scalar and vector operations in multi-threaded computing. Processors, systems and methods a... |
|
Invention
|
Neural network weight storage method and reading method, and related device. The present applicat... |
2020
|
Invention
|
Reconfigurable parallel processing with various reconfigurable units to form two or more physical... |
|
Invention
|
Reconfigurable parallel processing with a temporary data storage coupled to a plurality of proces... |
|
Invention
|
Circular reconfiguration for reconfigurable parallel processor using a plurality of memory ports ... |
|
Invention
|
Shared memory access for reconfigurable parallel processor using a plurality of memory ports each... |
|
Invention
|
Private memory access for reconfigurable parallel processor using a plurality of memory ports eac... |
2019
|
Invention
|
Reconfigurable parallel processing. Processors, systems and methods are provided for thread level... |
2018
|
Invention
|
Circular reconfiguration for a reconfigurable parallel processor using a plurality of chained mem... |
|
Invention
|
Private memory access for a reconfigurable parallel processor using a plurality of chained memory... |
|
Invention
|
Shared memory access for a reconfigurable parallel processor with a plurality of chained memory p... |
|
Invention
|
Static shared memory access with one piece of input data to be reused for successive execution of... |
|
Invention
|
Reconfigurable parallel processor with a plurality of chained memory ports. Processors, systems a... |