|
2024
|
Invention
|
Extreme-throughput fast-fourier-transform (fft) via multi-stage tensor processing. Multiply-accum... |
|
2023
|
Invention
|
Broadcast data, shared weight multiply-accumulate. An integrated circuit device includes broadcas... |
|
2022
|
Invention
|
Multiply-accumulate with broadcast data. Multiply-accumulate processors within a tensor processin... |
|
|
Invention
|
Mac processing pipelines, circuitry to configure same, and methods of operating same. An integrat... |
|
|
Invention
|
Mac processing pipeline having activation circuitry, and methods of operating same. An integrated... |
|
2021
|
Invention
|
Multiplier circuit array, mac and mac pipeline including same, and methods of configuring same. A... |
|
|
Invention
|
Configurable mac pipelines for finite-impulse-response filtering, and methods of operating same. ... |
|
|
Invention
|
Mac processing pipelines having programmable granularity, and methods of operating same. An integ... |
|
|
Invention
|
Mac processing pipelines, circuitry to control and configure same, and methods of operating same.... |
|
2020
|
Invention
|
Logarithmic addition-accumulator circuitry, processing pipeline including same, and methods of op... |
|
|
Invention
|
Mac processing pipeline having conversion circuitry, and methods of operating same. An integrated... |
|
|
Invention
|
Multiplier-accumulator circuitry and pipeline using floating point data, and methods of using sam... |
|
|
Invention
|
Multiplier-accumulator processing pipelines and processing component, and methods of operating sa... |
|
|
Invention
|
Multiplier-accumulator circuitry having processing pipelines and methods of operating same. An in... |
|
2019
|
G/S
|
Integrated circuit (IP) cores implementing embedded field programmable gate arrays (FPGAs) with c... |
|
|
G/S
|
Integrated circuits which operate as an neural network inference coprocessor, connecting to a sma... |
|
|
Invention
|
Multiplier-accumulator circuit, logic tile architecture for multiply-accumulate and ic including ... |
|
2018
|
Invention
|
Fpga having programmable powered-up/powered-down logic tiles, and method of configuring and opera... |
|
|
Invention
|
Clock distribution and generation architecture for logic tiles of an integrated circuit and metho... |
|
|
Invention
|
Fpga having a virtual array of logic tiles, and method of configuring and operating same. An inte... |
|
2017
|
G/S
|
Integrated circuit cores; integrated circuit (IP) cores implementing embedded field programmable ... |
|
2016
|
G/S
|
Integrated circuit (IP) cores implementing embedded field programmable gate arrays (FPGAs) with a... |
|
|
Invention
|
Block memory layout and architecture for programmable logic ic, and method of operating same. An ... |
|
|
Invention
|
Mixed-radix and/or mixed-mode switch matrix architecture and integrated circuit, and method of op... |
|
2015
|
Invention
|
Clock distribution architecture for logic tiles of an integrated circuit and method of operation ... |
