2022
|
Invention
|
Non-volatile memory cell.
A non-volatile memory cell includes a tunneling part; a coupling trans... |
2015
|
Invention
|
Non-volatile memory cell. A non-volatile memory cell includes a tunneling part; a coupling device... |
2011
|
Invention
|
Read while write method for serial peripheral interface flash memory.
The present invention disc... |
|
Invention
|
Secured data display method, data storage device and encryption chip card.
The present invention... |
2010
|
Invention
|
Light source system capable of dissipating heat. A light source system capable of dissipating hea... |
2008
|
Invention
|
Refresh method for a non-volatile memory.
A refresh method for a non-volatile memory for prevent... |
|
Invention
|
Refresh method for a non-volatile memory. A refresh method for a non-volatile memory for preventi... |
|
Invention
|
Method for controlling a driving circuit of a light-emitting device and related electronic device... |
|
Invention
|
Driving device for driving a light emitting unit. A driving device for driving a light emitting u... |
|
Invention
|
Closed cell array structure capable of decreasing area of non-well junction regions.
A closed ce... |
|
Invention
|
Metal-oxide-semiconductor transistor device and method for making the same.
A metal-oxide-semico... |
|
Invention
|
Charging system for enhancing convenience.
A charging system for enhancing convenience includes ... |
2007
|
Invention
|
Contactless power supply system and method thereof.
A contactless power supply system includes a... |
|
Invention
|
Method for erasing and changing data of floating gate flash memory. A method for erasing data sto... |
2006
|
Invention
|
Card reading device having both contact and contactless card reading functions.
A card reading d... |
|
Invention
|
Method and apparatus for increasing transmission efficiency of an electronic device using a seria... |
|
Invention
|
Method for manufacturing a communication device of a radio frequency identification system and re... |
|
Invention
|
Voltage controller implemented in a low operation voltage device. When a low operation voltage de... |
2005
|
Invention
|
Memory structure with repairing function and repairing method thereof. A memory structure with a ... |
|
Invention
|
Semiconductor device with a negative voltage regulator. A semiconductor device includes a negativ... |
2004
|
Invention
|
Boost circuit with a voltage detector. A boost circuit capable of boosting a reference voltage in... |
|
Invention
|
Digital phase frequency discriminator.
A digital phase frequency discriminator has a first SR la... |
|
Invention
|
Method and related system for accessing lpc memory or firmware memory in a computer system.
A me... |
|
Invention
|
Memory device capable of supporting sequential multiple-byte reading.
When the memory device rec... |
2003
|
Invention
|
Flash memory capable of utilizing one driving voltage output circuit to drive a plurality of word... |
|
Invention
|
Regulated charge pump. A regulated charge pump has a negative charge pump for generating a first ... |
|
Invention
|
[memory architecture and method for repairing a serial access memory]. A memory architecture and ... |
|
Invention
|
Dual-bit nitride read only memory cell. A dual-bit nitride read only memory (NROM) cell is provid... |
|
Invention
|
Negative voltage switch and related flash memory for transferring negative voltage with triple-we... |
2002
|
Invention
|
Boosted clock generator having an nmosfet pass gate transistor. A boosted clock generator has a c... |
|
Invention
|
Fifo memory with ecc function. A first-in-first-out (FIFO) semiconductor memory with error correc... |
|
Invention
|
Scribe lines for increasing wafer utilizable area. Scribe lines for increasing a wafer utilizable... |
2001
|
Invention
|
Method of fabricating a flash memory cell. A semiconductor substrate has a V-shape structure posi... |
1998
|
Invention
|
Supply line controlled sense amplifier. A sense amplifier includes cross-coupled latch has a PMOS... |
|
Invention
|
Apparatus and method for writing to multiple addresses. A memory array includes a plurality of co... |
1997
|
Invention
|
Timing scheme for memory arrays. A DRAM includes a data input buffer having a first input termina... |