|
2024
|
Invention
|
Semiconductor device with secure access key and associated methods and systems.
Memory devices, ... |
|
|
Invention
|
Transmission failure feedback schemes for reducing crosstalk.
Systems, apparatuses, and methods ... |
|
|
Invention
|
Bit and signal level mapping.
Methods, systems, and devices for bit and signal level mapping are... |
|
|
Invention
|
Black box data recorder for autonomous driving vehicle.
An improved black box data recorder for ... |
|
|
Invention
|
Block-on-block memory array architecture using bi-directional staircases.
A memory device stores... |
|
|
Invention
|
Supplemental ai processing in memory.
Apparatuses and methods can be related to supplementing AI... |
|
|
Invention
|
Compressed logical-to-physical mapping for sequentially stored data.
Methods, systems, and devic... |
|
|
Invention
|
Parallel access to volatile memory by a processing device for machine learning.
A memory system ... |
|
|
Invention
|
Low power state implementation in a power management circuit.
A power management circuit that ha... |
|
|
Invention
|
Power management integrated circuit with bleed circuit control.
A memory system having a non-vol... |
|
|
Invention
|
Microelectronic devices including staircase structures, and related memory devices.
A microelect... |
|
|
Invention
|
Memory devices and related methods.
A microelectronic device comprises a memory array region, a ... |
|
|
Invention
|
Interface regions, and associated devices and systems.
Memory devices are disclosed. A memory de... |
|
|
Invention
|
Packaged integrated circuit devices with through-body conductive vias, and methods of making same... |
|
|
Invention
|
Row hammer refresh operations, and related memory devices, systems, and methods.
Memory devices ... |
|
|
Invention
|
Memory devices having signal routing structures at bonding interfaces.
A microelectronic device ... |
|
|
Invention
|
Microelectronic devices with through-substrate interconnects and associated methods of manufactur... |
|
|
Invention
|
Methods of forming microelectronic devices including stair step structures.
A microelectronic de... |
|
|
Invention
|
Spare substitution in memory system.
Methods, systems, and devices for spare substitution in a m... |
|
|
Invention
|
Cryptographically secure mechanism for remotely controlling an autonomous vehicle.
Disclosed are... |
|
|
Invention
|
Power management in memory.
The present disclosure includes apparatuses and methods related to p... |
|
|
Invention
|
Security configurations in page table entries for execution domains.
Systems, apparatuses, and m... |
|
|
Invention
|
Methods and system with dynamic ecc voltage and frequency.
Apparatus and methods are disclosed, ... |
|
|
Invention
|
Memory devices having source lines directly coupled to body regions and methods.
Memory devices,... |
|
|
Invention
|
Leveraging a trusted party third-party hsm and database to securely share a key.
The disclosed e... |
|
|
Invention
|
Error check and scrub for semiconductor memory device.
Methods, systems, and apparatuses for a m... |
|
|
Invention
|
Lightweight artificial intelligence layer to control the transfer of big data.
Methods, systems,... |
|
|
Invention
|
Memory devices including source structures over stack structures, and related methods.
A method ... |
|
|
Invention
|
Semiconductor device with user defined operations and associated methods and systems.
Memory dev... |
|
|
Invention
|
Duty-cycle correction and related devices, apparatuses, and methods.
Electronic devices are disc... |
|
|
Invention
|
Replay protected memory block data frame.
Devices and techniques are disclosed herein for provid... |
|
|
Invention
|
Microelectronic devices including slot structures extending through pillar structures, and relate... |
|
|
Invention
|
Integrated structures comprising vertical channel material and having conductively-doped semicond... |
|
|
Invention
|
Apparatuses and methods for compute enabled cache.
The present disclosure includes apparatuses a... |
|
|
Invention
|
Stacked memory devices, systems, and methods.
Memory requests for information from a processor a... |
|
|
Invention
|
Apparatuses and methods for data movement.
The present disclosure includes apparatuses and metho... |
|
|
Invention
|
Microelectronic devices and memory devices.
A method of forming a microelectronic device compris... |
|
|
Invention
|
Integrated assemblies which include stacked memory decks, and methods of forming integrated assem... |
|
|
Invention
|
Offset cancellation.
Systems, methods, and apparatuses for offset cancellation are described. A ... |
|
|
Invention
|
Apparatuses and methods for setting a duty cycle adjuster for improving clock duty cycle.
Appara... |
|
|
Invention
|
Remapping techniques for nand storage.
Devices and techniques are disclosed herein for remapping... |
|
|
Invention
|
Apparatuses, systems, and methods for error correction.
Apparatuses, systems, and methods for er... |
|
|
Invention
|
Methods and systems for measuring semiconductor devices.
Semiconductor devices having measuremen... |
|
|
Invention
|
Data strobe multiplexer.
Devices and techniques are disclosed herein for determining, using a ho... |
|
|
Invention
|
Comparison operations in memory.
One example of the present disclosure includes performing a com... |
|
|
Invention
|
Mitigating thermal impacts on adjacent stacked semiconductor devices.
A semiconductor device ass... |
|
|
Invention
|
Apparatuses and methods for pipelining memory operations with error correction coding.
Apparatus... |
|
|
Invention
|
Managed nand flash memory region control against endurance hacking.
The disclosed embodiments ar... |
|
2023
|
Invention
|
Apparatus and methods related to microcode instructions indicating instruction types.
The presen... |
