|
2024
|
G/S
|
computer chips; Computer components; computer components, namely, computer chips for computer har... |
|
|
G/S
|
semiconductors and semiconductor related products, namely, computer chips, CPU cores, and semicon... |
|
|
Invention
|
Timing margin sensor.
A timing margin sensor includes a delay circuit to generate a calibrated d... |
|
2023
|
Invention
|
Clock generator system with dynamic frequency crossover. A clock generator system includes a firs... |
|
|
G/S
|
Design libraries, namely, downloadable electronic data files for use in integrated circuit and se... |
|
|
G/S
|
Design libraries, namely, downloadable electronic data files
for use in integrated circuit and s... |
|
2022
|
Invention
|
Frequency multiplier circuit with programmable frequency transition controller. A frequency multi... |
|
|
Invention
|
Frequency multiplier system with multi-transition controller. A frequency multiplier system inclu... |
|
|
G/S
|
Custom manufacture of integrated circuits, semiconductor circuits, semiconductor devices, and sem... |
|
2021
|
Invention
|
Digital system synchronization. A semiconductor package includes source clock circuitry to genera... |
|
|
Invention
|
Field programmable platform array. An integrated circuit (IC) chip including clock generation cir... |
|
|
Invention
|
Frequency measurement circuit with adaptive accuracy. A frequency measurement circuit includes a ... |
|
|
Invention
|
Frequency counter circuit for detecting timing violations. A frequency counter circuit includes a... |
|
2020
|
Invention
|
Zero-offset phase detector apparatus and method. A phase detection circuit includes a first phase... |
|
|
Invention
|
Glitch-free digital controlled delay line apparatus and method. A delay circuit includes a delay ... |
|
|
Invention
|
Phase and delay compensation circuit and method. A delay balancing circuit includes a phase detec... |
|
|
Invention
|
Regulated charge sharing apparatus and methods. A charge sharing circuit includes a charge source... |
|
|
Invention
|
Methods and apparatus for calibrating a regulated charge sharing analog-to-digital converter (adc... |
|
|
Invention
|
Regulated charge sharing analog-to-digital converter (adc) apparatus and methods. An analog-to-di... |
|
|
Invention
|
Locked loop circuit and method with multi-phase synchronization. A locked-loop circuit includes p... |
|
|
Invention
|
Locked loop circuit and method with digitally-controlled oscillator (dco) gain normalization. A m... |
|
|
Invention
|
Timing analysis for parallel multi-state driver circuits. An integrated circuit (IC) includes mul... |
|
2019
|
Invention
|
Integrated circuit design system with automatic timing margin reduction. An integrated circuit (I... |
|
2018
|
Invention
|
Concurrently optimized system-on-chip implementation with automatic synthesis and integration.
A... |
|
|
Invention
|
Locked loop circuit and method with digitally-controlled oscillator (dco) gain normalization. A l... |
|
2017
|
Invention
|
Integrated circuit design system with automatic timing margin reduction. A computer-implemented m... |
|
2016
|
Invention
|
Concurrently optimized system-on-chip implementation with automatic synthesis and integration. A ... |
|
|
Invention
|
Timing analysis for electronic design automation of parallel multi-state driver circuits. A compu... |
|
|
Invention
|
Digital, reconfigurable frequency and delay generator with phase measurement. A reconfigurable fr... |
|
|
Invention
|
Reconfigurable phase-locked loop. A reconfigurable, digital phase-locked loop integrated circuit ... |
|
|
Invention
|
Reconfigurable phase-locked loop with optional lc oscillator capability. A reconfigurable phase-l... |
|
|
Invention
|
Digital controller for a phase-locked loop. A digital control loop circuit is disclosed which is ... |
|
|
Invention
|
Fractional and reconfigurable digital phase-locked loop. A reconfigurable digital phase-locked lo... |
