2015
|
Invention
|
Nonvolatile memory device having a current limiting element. Embodiments of the invention general... |
2014
|
Invention
|
Doped oxide dielectrics for resistive random access memory cells. Provided are methods of fabrica... |
|
Invention
|
Conductive barriers for ternary nitride thin-film resistors. In a thin-film resistor stack (e.g. ... |
|
Invention
|
Method of forming insulated sidewall gate electrode for vertical field effect transistor. A metho... |
|
Invention
|
Two stage forming of resistive random access memory cells. Provided are memory cells, such as res... |
|
Invention
|
Vertical 1t-1r memory cells, memory arrays and methods of forming the same. Vertical 1 T-l R memo... |
|
Invention
|
Bipolar multistate nonvolatile memory. Embodiments generally include a method of forming a nonvol... |
|
Invention
|
Regrouping and skipping cycles in non-volatile memory. A non-volatile memory utilizes multiple pr... |
|
Invention
|
Controlling composition of multiple oxides in resistive switching layers using atomic layer depos... |
|
Invention
|
Nonvolatile resistive memory element with an integrated oxygen isolation structure.
A nonvolatil... |
|
Invention
|
Fet low current 3d rram non-volatile storage. Non-volatile storage devices having reversible resi... |
|
Invention
|
Vertical bit line wide band gap tft selection transistor of a 3d rram. A 3D memory array having a... |
|
Invention
|
Methods and systems to reduce location-based variations in switching characteristics of 3d reram ... |
|
Invention
|
Nonvolatile resistive memory element with a metal nitride containing switching layer.
A nonvolat... |
|
Invention
|
Shared-gate vertical-tft for vertical bit line array. A non-volatile storage device comprises: a ... |
|
Invention
|
Shaping reram conductive filaments by controlling grain-boundary density. Filament size and shape... |
|
Invention
|
Reram cells with diffusion-resistant metal silicon oxide layers. A metal silicon oxide barrier la... |
|
Invention
|
Resistive switching by breaking and re-forming covalent bonds.
A variable resistance layer in a... |
|
Invention
|
Current-limiting electrodes. 2 formation and minimizing nitrogen diffusion. A binary metal nitrid... |
|
Invention
|
Capping thin-film resistors to control interface oxidation. A thin cap of metal alloy or metal-si... |
|
Invention
|
Method for forming a doped metal oxide for use in resistive switching memory elements. Methods fo... |
|
Invention
|
Differential current sense amplifier and method for non-volatile memory. The selected bit line in... |
|
Invention
|
Memory device having an integrated two-terminal current limiting resistor. A resistor structure i... |
|
Invention
|
Sense amplifier local feedback to control bit line voltage. Methods for precharging bit lines usi... |
|
Invention
|
Resistive random access memory cells having shared electrodes with transistor devices. Provided a... |
|
Invention
|
In-situ nitride initiation layer for rram metal oxide switching material.
A resistive memory dev... |
|
Invention
|
Method and apparatus for high capacity anodes for lithium batteries. An electrode is provided for... |
|
Invention
|
Methods and apparatus for high capacity anodes for lithium batteries. An electrode is provided fo... |
|
Invention
|
Confined defect profiling within resistive random memory access cells. Provided are resistive ran... |
|
Invention
|
Metal aluminum nitride embedded resistors for resistive random memory access cells. Provided are ... |
|
Invention
|
3d non-volatile memory having low-current cells and fabrication thereof. A 3D nonvolatile memory ... |
|
Invention
|
Vertical bit line non-volatile memory systems and methods of fabrication. Three-dimensional (3D) ... |
|
Invention
|
Methods and apparatus for metal oxide reversible resistance-switching memory devices. In some asp... |
|
Invention
|
Program cycle skip evaluation before write operations in non-volatile memory. A non-volatile memo... |
|
Invention
|
Dynamic address grouping for parallel programming in non-volatile memory. A non-volatile memory s... |
|
Invention
|
Asynchronous fifo buffer for memory access. An asynchronous FIFO buffer that provides data in res... |
|
Invention
|
Vertical bit line tft decoder for high voltage operation. A 3D memory array having a vertically o... |
|
Invention
|
Dielectric-based memory cells having multi-level one-time programmable and bi-level rewriteable o... |
|
Invention
|
Reram forming with reset and iload compensation. FORMING reversible resistivity-switching element... |
|
Invention
|
Smart read scheme for memory array sensing. Methods for reducing variability in bias voltages app... |
|
Invention
|
Compensation scheme for non-volatile memory. Methods for performing parallel voltage and current ... |
|
Invention
|
Process for forming resistive switching memory cells using nano-particles. A process for forming ... |
|
Invention
|
Three or more resistive state random access memory cell. Provided are resistive random access mem... |
|
Invention
|
Resistive random access memory cells having variable switching characteristics. Provided are resi... |
2013
|
Invention
|
Embedded resistors for resistive random access memory cells. Provided are resistive random access... |
|
Invention
|
Reram materials stack for low-operating-power and high-density applications. A switching element ... |