Sofics BVBA

Belgium

Back to Profile

1-42 of 42 for Sofics BVBA Sort by
Query
Aggregations
IP Type
        Patent 31
        Trademark 11
Jurisdiction
        United States 32
        Europe 5
        World 5
Date
2022 1
2021 1
2020 1
Before 2020 39
IPC Class
H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier 13
H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage 9
H02H 3/22 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage of short duration, e.g. lightning 7
H02H 9/00 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection 7
H01L 29/74 - Thyristor-type devices, e.g. having four-zone regenerative action 5
See more
NICE Class
42 - Scientific, technological and industrial services, research and design 9
45 - Legal and security services; personal services for individuals. 8
35 - Advertising and business services 3

1.

Driver for a shared bus, in particular a LIN bus

      
Application Number 17419046
Grant Number 11515876
Status In Force
Filing Date 2019-12-26
First Publication Date 2022-03-17
Grant Date 2022-11-29
Owner SOFICS BVBA (Belgium)
Inventor
  • Decock, Koen Jan
  • Gesquiere, Olivier Eugene A
  • Motte, Henk Roel
  • Faelens, Wouter

Abstract

A driver for a shared bus, such as a LIN bus, having a supply node (Vbat), a bus node (LIN), a transmit data input node (TX) and a receive data output node (RX), said driver comprising: a pull-up circuitry between the supply node and the bus node, driver circuitry (100) having a control input connected to the transmit data input node, feedback circuitry (200) configured to provide feedback from the shared bus to the control input of the driver circuitry; said feedback circuitry comprising copy circuitry (210) configured to obtain at least one copy signal representative for a signal on the bus node, filter circuitry (220) configured to low-pass filter the at least one copy signal, derivative circuitry (230) configured to obtain at least one derivative signal representative for the speed at which the signal on the bus node varies.

IPC Classes  ?

  • H03K 19/018 - Coupling arrangementsInterface arrangements using bipolar transistors only
  • H03K 19/0185 - Coupling arrangementsInterface arrangements using field-effect transistors only
  • H03K 19/00 - Logic circuits, i.e. having at least two inputs acting on one outputInverting circuits
  • H03K 19/12 - Logic circuits, i.e. having at least two inputs acting on one outputInverting circuits using specified components using diode rectifiers
  • H03K 19/17736 - Structural details of routing resources
  • H03K 19/17784 - Structural details for adapting physical parameters for supply voltage

2.

Stacked clamps electrostatic discharge protection device

      
Application Number 16985373
Grant Number 11211791
Status In Force
Filing Date 2020-08-05
First Publication Date 2021-02-11
Grant Date 2021-12-28
Owner SOFICS BVBA (Belgium)
Inventor
  • Van Wijmeersch, Sven
  • Verleye, Stefaan
  • Van Camp, Benjamin Ernest Henri Virginie

Abstract

An electrostatic discharge (ESD) protection device including a stack of ESD clamps, a trigger circuit, and a transistor. The trigger circuit may respond to an ESD event by conducting current, which may cause the transistor to turn on. A combination of the trigger circuit conducting current and the transistor turning on may trigger the ESD clamps into a conducting state to shunt current from a first node to a second node.

IPC Classes  ?

  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage

3.

DRIVER FOR A SHARED BUS, IN PARTICULAR A LIN BUS

      
Application Number EP2019087045
Publication Number 2020/136222
Status In Force
Filing Date 2019-12-26
Publication Date 2020-07-02
Owner SOFICS BVBA (Belgium)
Inventor
  • Decock, Koen Jan
  • Gesquiere, Olivier Eugene A
  • Motte, Henk Roel
  • Faelens, Wouter

Abstract

A driver for a shared bus, such as a LIN bus, having a supply node (Vbat), a bus node (LIN), a transmit data input node (TX) and a receive data output node (RX), said driver comprising:a pull-up circuitry between the supply node and the bus node,driver circuitry (100) having a control input connected to the transmit data input node,feedback circuitry (200) configured to provide feedback from the shared bus to the control input of the driver circuitry;said feedback circuitry comprising copy circuitry (210) configured to obtain at least one copy signal representative for a signal on the bus node, filter circuitry (220) configured to low-pass filter the at least one copy signal, derivative circuitry (230) configured to obtain at least one derivative signal representative for the speed at which the signal on the bus node varies.

IPC Classes  ?

  • H03K 19/00 - Logic circuits, i.e. having at least two inputs acting on one outputInverting circuits
  • H03K 19/0185 - Coupling arrangementsInterface arrangements using field-effect transistors only

4.

PHYSTAR

      
Serial Number 88015854
Status Registered
Filing Date 2018-06-26
Registration Date 2019-04-02
Owner SOFICS BVBA (Belgium)
NICE Classes  ?
  • 42 - Scientific, technological and industrial services, research and design
  • 45 - Legal and security services; personal services for individuals.

Goods & Services

Design and testing for new product development; Product design and development in the field of integrated circuits; Product development and engineering services for others; Product development consultation; Product research and development; Product safety testing; Research and development of computer software; Testing, analysis, and evaluation of of materials and products for electrostatic discharge to assure compliance with industry standards Consulting in the field of intellectual property licensing; Licensing of intellectual property; Licensing of intellectual property in the field of integrated circuits; Licensing of intellectual property in the field of integrated circuits, physical interface (PHY) circuits and electrostatic discharge (ESD) protection devices

5.

PhyStar

      
Application Number 017919083
Status Registered
Filing Date 2018-06-18
Registration Date 2018-10-27
Owner Sofics, besloten vennootschap met beperkte aansprakelijkheid (Belgium)
NICE Classes  ?
  • 42 - Scientific, technological and industrial services, research and design
  • 45 - Legal and security services; personal services for individuals.

Goods & Services

Science and technology services; Research relating to technology; Technological services and design relating thereto; Industrial analysis and research services; Product research and development; Design and testing for new product development; Product safety testing in the field of electronics, computer software and integrated circuits; Testing, analysis and evaluation of electrostatic discharge materials and products; Product development; Engineering services for others; Product development consultation; Research and development of computer software. Licensing of computer software [legal services]; Licensing of intellectual property; Licensing of technology and technology transfer, namely mediation in, providing of consultancy relating to and use of licences and services in connection with licences.

6.

High holding voltage clamp

      
Application Number 15879057
Grant Number 10447033
Status In Force
Filing Date 2018-01-24
First Publication Date 2018-06-14
Grant Date 2019-10-15
Owner SOFICS BVBA (Belgium)
Inventor Van Wijmeersch, Sven

Abstract

An electrostatic discharge (ESD) protection device with a high holding voltage is disclosed including at least an ESD clamp coupled to a holding voltage tuning circuit. The ESD clamp may be coupled to the holding voltage tuning circuit through a connection circuit such as a diode. The ESD clamp may be implemented by a first silicon controlled rectifier (SCR) and the holding voltage tuning circuit may be implemented as a second SCR.

IPC Classes  ?

  • H02H 9/00 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier

7.

Semiconductor device for electrostatic discharge protection

      
Application Number 15625024
Grant Number 10181464
Status In Force
Filing Date 2017-06-16
First Publication Date 2018-01-04
Grant Date 2019-01-15
Owner SOFICS BVBA (Belgium)
Inventor
  • Sorgeloos, Bart
  • Van Camp, Benjamin
  • Marichal, Olivier

Abstract

Disclosed is an electrostatic discharge (ESD) protection circuit. The ESD protection circuit may include a silicon controller rectifier (SCR) which may be triggered via at least one of its first trigger gate or second trigger gate. The ESD protection circuit may further include a highly doped region coupled to either the anode or cathode of the SCR, wherein the highly doped region may provide additional carriers to facilitate triggering of the SCR during an ESD event, whereby the SCR may be triggered more quickly.

IPC Classes  ?

  • H01L 29/66 - Types of semiconductor device
  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
  • H01L 29/74 - Thyristor-type devices, e.g. having four-zone regenerative action

8.

Electrostatic discharge protection device

      
Application Number 15587780
Grant Number 09881914
Status In Force
Filing Date 2017-05-05
First Publication Date 2017-08-24
Grant Date 2018-01-30
Owner SOFICS BVBA (Belgium)
Inventor
  • Sorgeloos, Bart
  • Van Camp, Benjamin
  • Van Wijmeersch, Sven
  • Vanhouteghem, Wim

Abstract

An electrostatic discharge (ESD) protection device is disclosed including at least an NPN transistor and a PNP transistor coupled between a first node and a second node, wherein the ESD protection device may be configured to sink current from the first node to the second node in response to an ESD event. The transistors may be coupled such that a collector of the NPN may be coupled to the first node. A collector of the PNP may be coupled to the second node. A base of the NPN may be coupled to the emitter of the PNP. An emitter of the NPN may be coupled to a base of the PNP.

IPC Classes  ?

  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
  • H01L 29/08 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/10 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified, or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H01L 27/06 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage

9.

Electrostatic discharge protection device

      
Application Number 15161627
Grant Number 09653453
Status In Force
Filing Date 2016-05-23
First Publication Date 2016-09-15
Grant Date 2017-05-16
Owner Sofics BVBA (Belgium)
Inventor
  • Sorgeloos, Bart
  • Van Camp, Benjamin
  • Van Wijmeersch, Sven
  • Vanhouteghem, Wim

Abstract

An electrostatic discharge (ESD) protection device is disclosed including at least an NPN transistor and a PNP transistor coupled between a first node and a second node, wherein the ESD protection device may be configured to sink current from the first node to the second node in response to an ESD event. The transistors may be coupled such that a collector of the NPN may be coupled to the first node. A collector of the PNP may be coupled to the second node. A base of the NPN may be coupled to the emitter of the PNP. An emitter of the NPN may be coupled to a base of the PNP.

IPC Classes  ?

  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
  • H01L 23/60 - Protection against electrostatic charges or discharges, e.g. Faraday shields
  • H01L 29/87 - Thyristor diodes, e.g. Shockley diodes, break-over diodes
  • H01L 27/06 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
  • H01L 29/06 - Semiconductor bodies characterised by the shapes, relative sizes, or dispositions of the semiconductor regions
  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage

10.

Semiconductor device for electrostatic discharge protection

      
Application Number 14500623
Grant Number 09685431
Status In Force
Filing Date 2014-09-29
First Publication Date 2015-04-02
Grant Date 2017-06-20
Owner SOFICS BVBA (Belgium)
Inventor
  • Sorgeloos, Bart
  • Van Camp, Benjamin
  • Marichal, Olivier

Abstract

Disclosed is an electrostatic discharge (ESD) protection circuit. The ESD protection circuit may include a silicon controller rectifier (SCR) which may be triggered via at least one of its first trigger gate or second trigger gate. The ESD protection circuit may further include a highly doped region coupled to either the anode or cathode of the SCR, wherein the highly doped region may provide additional carriers to facilitate triggering of the SCR during an ESD event, whereby the SCR may be triggered more quickly.

IPC Classes  ?

  • H01L 29/66 - Types of semiconductor device
  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
  • H01L 29/74 - Thyristor-type devices, e.g. having four-zone regenerative action

11.

High holding voltage clamp

      
Application Number 14210823
Grant Number 09882375
Status In Force
Filing Date 2014-03-14
First Publication Date 2014-09-18
Grant Date 2018-01-30
Owner SOFICS BVBA (Belgium)
Inventor Van Wijmeersch, Sven

Abstract

An electrostatic discharge (ESD) protection device with a high holding voltage is disclosed including at least an ESD clamp coupled to a holding voltage tuning circuit. The ESD clamp may be coupled to the holding voltage tuning circuit through a connection circuit such as a diode. The ESD clamp may be implemented by a first silicon controlled rectifier (SCR) and the holding voltage tuning circuit may be implemented as a second SCR.

IPC Classes  ?

  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier

12.

HIGH HOLDING VOLTAGE CLAMP

      
Application Number EP2014055255
Publication Number 2014/140359
Status In Force
Filing Date 2014-03-17
Publication Date 2014-09-18
Owner SOFICS BVBA (Belgium)
Inventor Van Wijmeersch, Sven

Abstract

An electrostatic discharge (ESD) protection device with a high holding voltage is disclosed including at least an ESD clamp coupled to a holding voltage tuning circuit. The ESD clamp may be coupled to the holding voltage tuning circuit through a connection device such as a diode. The ESD clamp may be implemented by a first silicon controlled rectifier (SCR) and the holding voltage tuning circuit may be implemented as a second SCR.

IPC Classes  ?

  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage

13.

High holding voltage electrostatic discharge protection device

      
Application Number 14181141
Grant Number 09041054
Status In Force
Filing Date 2014-02-14
First Publication Date 2014-06-12
Grant Date 2015-05-26
Owner Sofics BVBA (Belgium)
Inventor
  • Van Wijmeersch, Sven
  • Marichal, Olivier

Abstract

A high holding voltage (HV) electrostatic discharge (ESD) protection circuit comprises a silicon controlled rectifier (SCR) device and compensation regions located within the length between the anode and cathode (LAC) of the SCR device which increase the holding voltage of the SCR device. The compensation regions may introduce negative feedback mechanisms into the SCR device which may influence the loop gain of the SCR and cause it to reach regenerative feedback at a higher holding voltage.

IPC Classes  ?

  • H01L 23/60 - Protection against electrostatic charges or discharges, e.g. Faraday shields
  • H01L 29/87 - Thyristor diodes, e.g. Shockley diodes, break-over diodes
  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier

14.

Electrostatic discharge protection for high voltage domains

      
Application Number 13784250
Grant Number 08830641
Status In Force
Filing Date 2013-03-04
First Publication Date 2013-09-05
Grant Date 2014-09-09
Owner Sofics BVBA (Belgium)
Inventor
  • Van Der Borght, Johan
  • Van Wijmeersch, Sven
  • Van Camp, Benjamin
  • Sorgeloos, Bart

Abstract

An electrostatic discharge (ESD) protection device is disclosed. The ESD protection circuit is configured to operate in high voltage domains. The ESD protection device may further include stacked NMOS or PMOS devices. The gates of the MOS devices may be driven by respective inverters. The inverters may be coupled to a voltage divider and may be triggered by respective trigger circuits. Power nodes of the inverters may be connected such that devices in the ESD protection circuit are exposed to voltages that are within their maximum voltage rating.

IPC Classes  ?

  • H02H 9/00 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
  • H01C 7/12 - Overvoltage protection resistorsArresters
  • H02H 1/00 - Details of emergency protective circuit arrangements
  • H02H 1/04 - Arrangements for preventing response to transient abnormal conditions, e.g. to lightning
  • H02H 3/22 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage of short duration, e.g. lightning
  • H02H 9/06 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage using spark-gap arresters

15.

SEMICONDUCTOR DEVICE FOR ELECTROSTATIC DISCHARGE PROTECTION HAVING REGIONS OF ALTERNATING CONDUCTIVITY TYPES

      
Application Number EP2013052330
Publication Number 2013/117592
Status In Force
Filing Date 2013-02-06
Publication Date 2013-08-15
Owner SOFICS BVBA (Belgium)
Inventor
  • Sorgeloos, Bart
  • Van Camp, Benjamin
  • Van Wijmeersch, Sven
  • Vanhouteghem, Wim

Abstract

A protection device including at least an NPN transistor (1203) and a PNP transistor (1204) coupled between a first node (1201) and a second node (1202) so as to sink current from the first node to the second node in response to an electrostatic discharge (ESD) event. The transistors may be coupled such that the N collector (1222) of the NPN transistor is coupled to the first node, the P base (1224) of the NPN transistor is coupled to the P emitter (1224) of the PNP transistor, the N emitter (1225) of the NPN transistor is coupled to the N base (1225) of the PNP transistor and the P collector (1223) of the PNP transistor is coupled to the second node, whereby a device having an NPNP structure may be achieved.

IPC Classes  ?

  • H01L 29/87 - Thyristor diodes, e.g. Shockley diodes, break-over diodes

16.

Electrostatic discharge protection device

      
Application Number 13760367
Grant Number 09349716
Status In Force
Filing Date 2013-02-06
First Publication Date 2013-08-08
Grant Date 2016-05-24
Owner Sofics BVBA (Belgium)
Inventor
  • Sorgeloos, Bart
  • Van Camp, Benjamin
  • Van Wijmeersch, Sven
  • Vanhouteghem, Wim

Abstract

An electrostatic discharge (ESD) protection device is disclosed including at least an NPN transistor and a PNP transistor coupled between a first node and a second node, wherein the ESD protection device may be configured to sink current from the first node to the second node in response to an ESD event. The transistors may be coupled such that a collector of the NPN may be coupled to the first node. A collector of the PNP may be coupled to the second node. A base of the NPN may be coupled to the emitter of the PNP. An emitter of the NPN may be coupled to a base of the PNP.

IPC Classes  ?

  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
  • H01L 23/60 - Protection against electrostatic charges or discharges, e.g. Faraday shields
  • H01L 29/87 - Thyristor diodes, e.g. Shockley diodes, break-over diodes

17.

High holding voltage, mixed-voltage domain electrostatic discharge clamp

      
Application Number 13708356
Grant Number 09042065
Status In Force
Filing Date 2012-12-07
First Publication Date 2013-06-27
Grant Date 2015-05-26
Owner Sofics BVBA (Belgium)
Inventor
  • Van Wijmeersch, Sven
  • Van Camp, Benjamin
  • Marichal, Olivier
  • Van Der Borght, Johan

Abstract

An electrostatic discharge (ESD) protection circuit is disclosed including at least a clamping device, a switching device, and a voltage limiter. The ESD protection circuit may include devices of different voltage domains. The switching device may be in series with the clamping device to block at least a portion of a voltage from dropping across the clamping device. The switching device may sustain higher maximum operating voltages than the clamping device.

IPC Classes  ?

  • H02H 3/22 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage of short duration, e.g. lightning
  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage

18.

A HIGH HOLDING VOLTAGE, MIXED-VOLTAGE DOMAIN ELECTROSTATIC DISCHARGE CLAMP

      
Application Number EP2012074767
Publication Number 2013/083767
Status In Force
Filing Date 2012-12-07
Publication Date 2013-06-13
Owner SOFICS BVBA (Belgium)
Inventor
  • Van Wijmeersch, Sven
  • Van Camp, Benjamin
  • Marichal, Oliver
  • Van Der Borght, Johan

Abstract

An electrostatic discharge (ESD) protection circuit is disclosed including at least a clamping device, a switching device, and a voltage limiter. The ESD protection circuit may include devices of different voltage domains. The switching device may be in series with the clamping device to block at least a portion of a voltage from dropping across the clamping device. The switching device may sustain higher maximum operating voltages than the clamping device.

IPC Classes  ?

  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier

19.

Diode chain with guard-band

      
Application Number 13368936
Grant Number 08537514
Status In Force
Filing Date 2012-02-08
First Publication Date 2012-08-09
Grant Date 2013-09-17
Owner Sofics BVBA (Belgium)
Inventor
  • Van Camp, Benjamin
  • Wybo, Geert
  • Verleye, Stefaan

Abstract

The present invention provides an ESD protection device having at least one diode in a well of first conductivity type formed in a substrate of second conductivity type. The circuit further includes a guard-band of the first conductivity surrounding at least a portion of the diode, thus forming an NPN transistor between the diode cathode, the substrate and the guard-band.

IPC Classes  ?

  • H02H 3/22 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage of short duration, e.g. lightning

20.

HIGH HOLDING VOLTAGE DEVICE

      
Application Number EP2011052576
Publication Number 2011/101484
Status In Force
Filing Date 2011-02-22
Publication Date 2011-08-25
Owner SOFICS BVBA (Belgium)
Inventor
  • Van Wijmeersch, Sven
  • Marichal, Olivier

Abstract

A high holding voltage (HVO electrostatic discharge (ESD) protection circuit comprises a silicon controlled rectifier (SCE) device and compensation regions located within the length between the anode and cathode (LAC) of the SCR device which increase the holding voltage of the SCR device. The compensation regions may introduce negative feedback mechanisms into the SCR device which may influence the loop gain of the SCR and cause it to reach regenerative feedback at a higher holding voltage.

IPC Classes  ?

  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
  • H01L 27/092 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors

21.

High holding voltage electrostatic discharge (ESD) device

      
Application Number 13029560
Grant Number 08653557
Status In Force
Filing Date 2011-02-17
First Publication Date 2011-08-25
Grant Date 2014-02-18
Owner Sofics BVBA (Belgium)
Inventor
  • Van Wijmeersch, Sven
  • Marichal, Olivier

Abstract

A high holding voltage (HV) electrostatic discharge (ESD) protection circuit comprises a silicon controlled rectifier (SCR) device and compensation regions located within the length between the anode and cathode (LAC) of the SCR device which increase the holding voltage of the SCR device. The compensation regions may introduce negative feedback mechanisms into the SCR device which may influence the loop gain of the SCR and cause it to reach regenerative feedback at a higher holding voltage.

IPC Classes  ?

22.

Electrostatic discharge protection

      
Application Number 12760743
Grant Number 08283698
Status In Force
Filing Date 2010-04-15
First Publication Date 2010-10-21
Grant Date 2012-10-09
Owner Sofics BVBA (Belgium)
Inventor
  • Sorgeloos, Bart
  • Van Camp, Benjamin

Abstract

An electrostatic discharge (ESD) protection circuit for protecting an integrated circuit (IC) having a first voltage potential, a first power supply potential and a second power supply potential. The ESD circuit includes a first NPN bipolar transistor having a first N-doped junction, a second N-doped junction and a third P-doped base junction. The first N-doped junction is coupled to the first voltage potential and the second N-doped junction is coupled to the first power supply potential. The ESD circuit also includes a first PNP bipolar transistor having a first P-doped junction, a second P-doped junction and a third N-doped base junction. The first P-doped junction is coupled to the first voltage potential and the second P-doped junction is coupled to the second power supply potential. The third P-doped base junction of the first NPN bipolar transistor is coupled to the third N-doped base junction of the first PNP bipolar transistor.

IPC Classes  ?

  • H01L 29/74 - Thyristor-type devices, e.g. having four-zone regenerative action

23.

POWERQUBIC SOFICS

      
Application Number 008900912
Status Registered
Filing Date 2010-02-22
Registration Date 2010-08-10
Owner Sofics, besloten vennootschap met beperkte aansprakelijkheid (Belgium)
NICE Classes  ?
  • 35 - Advertising and business services
  • 42 - Scientific, technological and industrial services, research and design
  • 45 - Legal and security services; personal services for individuals.

Goods & Services

Advertising; business management; business administration; office functions; management and administrating technology licensing and technology transfer services, namely the licensing and transfer of intellectual property relating to electrostatic discharge (ESD) protection of integrated circuits. Scientific and technological services and research and design relating thereto; industrial analysis and research services. Technology licensing and technology transfer services; namely arranging, granting, (advising) and exploiting licenses and services relating to licenses.

24.

POWERQUBIC SOFICS

      
Serial Number 77934638
Status Registered
Filing Date 2010-02-12
Registration Date 2011-11-29
Owner SOFICS BVBA (Belgium)
NICE Classes  ? 45 - Legal and security services; personal services for individuals.

Goods & Services

Licensing of intellectual property for others in the field of integrated circuits; licensing of intellectual property for others in the field of integrated circuits and electrostatic discharge (ESD) protection devices

25.

Electrostatic discharge device with adjustable trigger voltage

      
Application Number 12499538
Grant Number 08922960
Status In Force
Filing Date 2009-07-08
First Publication Date 2010-02-04
Grant Date 2014-12-30
Owner Sofics BVBA (Belgium)
Inventor Van Wijmeersch, Sven

Abstract

An improved ESD protection circuit having an ESD device and a triggering device to provide a continuously adjustable trigger voltage. This can be accomplished by various techniques such as placing a selected number of triggering elements in series, modifying the gate control circuitry and varying the size of the triggering elements.

IPC Classes  ?

  • H02H 9/00 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
  • H02H 3/00 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection

26.

High trigger current silicon controlled rectifier

      
Application Number 12500185
Grant Number 07986502
Status In Force
Filing Date 2009-07-09
First Publication Date 2010-01-14
Grant Date 2011-07-26
Owner Sofics BVBA (Belgium)
Inventor Sorgeloos, Bart

Abstract

An ESD protection circuit including an SCR having at least a PNP transistor and at least a NPN transistor such that said PNP transistor is coupled to an anode and the NPN transistor is coupled to a cathode. The circuit also includes a first resistor coupled between the anode and the base of the pnp transistor and a second resistor coupled between the cathode and the base of the npn transistor. A parasitic distributed bipolar transistor is formed between said first and second transistor to control triggering of the SCR.

IPC Classes  ?

  • H02H 9/00 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
  • H01C 7/12 - Overvoltage protection resistorsArresters
  • H02H 1/00 - Details of emergency protective circuit arrangements

27.

ESD protection device with increased holding voltage during normal operation

      
Application Number 12500170
Grant Number 08247839
Status In Force
Filing Date 2009-07-09
First Publication Date 2010-01-14
Grant Date 2012-08-21
Owner Sofics BVBA (Belgium)
Inventor Van Wijmeersch, Sven

Abstract

An ESD protection circuit including an SCR having at least one PNP transistor and at least one NPN transistor such that at least one of the PNP transistor and the NPN transistor having an additional second collector. The circuit further including at least one control circuit coupled to the at least one second collector to control holding voltage of the SCR.

IPC Classes  ?

  • H01L 29/74 - Thyristor-type devices, e.g. having four-zone regenerative action

28.

SOFICS SOLUTIONS FOR ICS

      
Application Number 008437071
Status Registered
Filing Date 2009-07-20
Registration Date 2010-01-28
Owner Sofics, besloten vennootschap met beperkte aansprakelijkheid (Belgium)
NICE Classes  ?
  • 42 - Scientific, technological and industrial services, research and design
  • 45 - Legal and security services; personal services for individuals.

Goods & Services

Product research and development; contract design and testing for new product development; product safety testing in the fields of electronics, computer software and integrated circuits; testing, analysis and evaluation of materials and products for electrostatic discharge; product development and engineering services for others; product development consultation; research and development of computer software. Licensing of computer software and intellectual property.

29.

SOFICS

      
Application Number 008437113
Status Registered
Filing Date 2009-07-20
Registration Date 2010-01-28
Owner Sofics, besloten vennootschap met beperkte aansprakelijkheid (Belgium)
NICE Classes  ?
  • 42 - Scientific, technological and industrial services, research and design
  • 45 - Legal and security services; personal services for individuals.

Goods & Services

Product research and development; contract design and testing for new product development; product safety testing in the fields of electronics, computer software and integrated circuits; testing, analysis and evaluation of materials and products for electrostatic discharge; product development and engineering services for others; product development consultation; research and development of computer software. Licensing of computer software and intellectual property.

30.

SOFICS

      
Serial Number 77783636
Status Registered
Filing Date 2009-07-17
Registration Date 2010-08-31
Owner SOFICS BVBA (Belgium)
NICE Classes  ?
  • 42 - Scientific, technological and industrial services, research and design
  • 45 - Legal and security services; personal services for individuals.

Goods & Services

Product research and development; contract design and testing for new product development; product safety testing in the fields of electronics, computer software and integrated circuits; testing, analysis and evaluation of materials and products for electrostatic discharge; product development and engineering services for others; product development consultation; research and development of computer software Licensing of computer software and intellectual property

31.

SOFICS SOLUTIONS FOR ICS

      
Serial Number 77783661
Status Registered
Filing Date 2009-07-17
Registration Date 2010-08-31
Owner SOFICS BVBA (Belgium)
NICE Classes  ?
  • 42 - Scientific, technological and industrial services, research and design
  • 45 - Legal and security services; personal services for individuals.

Goods & Services

Product research and development; contract design and testing for new product development; product safety testing in the fields of electronics, computer software and integrated circuits; testing, analysis and evaluation of materials and products for electrostatic discharge; product development and engineering services for others; product development consultation; research and development of computer software Licensing of computer software and intellectual property

32.

Electrostatic discharge protection circuit

      
Application Number 12345086
Grant Number 08143700
Status In Force
Filing Date 2008-12-29
First Publication Date 2009-04-23
Grant Date 2012-03-27
Owner Sofics BVBA (Belgium)
Inventor
  • Vanysacker, Pieter
  • Van Camp, Benjamin
  • Marichal, Olivier
  • Geert, Wybo
  • Thijs, Steven
  • Vermont, Gerd

Abstract

The present invention provides an electrostatic discharge (ESD) protection circuit with a silicon controlled rectifier (SCR) having a plurality of SCR fingers (SCRs) with the advantages to couple the different fingers or SCRs to decrease the multi-triggering problem and to increase the ESD-performance of the circuit. Additionally, a boost circuit can be introduced or additionally multiple SCRs can be coupled inherent through a common base.

IPC Classes  ?

  • H01L 27/02 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier

33.

Diode chain with a guard-band

      
Application Number 12188376
Grant Number 08164869
Status In Force
Filing Date 2008-08-08
First Publication Date 2009-02-12
Grant Date 2012-04-24
Owner Sofics BVBA (Belgium)
Inventor
  • Van Camp, Benjamin
  • Wybo, Geert
  • Verleye, Stefaan

Abstract

The present invention provides an ESD protection device having at least one diode in a well of a first conductivity type formed in a substrate of a second conductivity type. The circuit further includes a guard-band of the first conductivity surrounding at least a portion of the diode, thus forming an NPN transistor between the diode cathode, the substrate and the guard-band.

IPC Classes  ?

  • H02H 3/22 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage of short duration, e.g. lightning

34.

Electrostatic discharge protection structures with reduced latch-up risks

      
Application Number 11751750
Grant Number 07672100
Status In Force
Filing Date 2007-05-22
First Publication Date 2008-03-06
Grant Date 2010-03-02
Owner Sofics BVBA (Belgium)
Inventor Van Camp, Benjamin

Abstract

The present invention provides an ESD protection circuitry in a semiconductor integrated circuit (IC) having protected circuitry to prevent false triggering of the ESD clamp. The circuitry includes an SCR as an ESD clamp having an anode adapted for coupling to a first voltage source, and a cathode adapted for coupling to a second voltage source. The circuitry also includes at least one noise current buffer (NCB) coupled between at least one of a first trigger tap of the SCR and the first voltage source such that the first trigger tap of the SCR is coupled to a power supply.

IPC Classes  ?

  • H02H 9/00 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
  • H02H 3/20 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage
  • H02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
  • H02H 3/22 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage of short duration, e.g. lightning
  • H02H 1/00 - Details of emergency protective circuit arrangements
  • H02H 1/04 - Arrangements for preventing response to transient abnormal conditions, e.g. to lightning
  • H02H 9/06 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage using spark-gap arresters
  • H01C 7/12 - Overvoltage protection resistorsArresters

35.

Bulk resistance control technique

      
Application Number 11451187
Grant Number 07511345
Status In Force
Filing Date 2006-06-12
First Publication Date 2007-03-01
Grant Date 2009-03-31
Owner SOFICS BVBA (Belgium)
Inventor
  • Van Camp, Benjamin
  • Vermont, Gerd

Abstract

The present invention provides a MOS transistor device for providing ESD protection including at least one interleaved finger having a source, drain and gate region formed over a channel region disposed between the source and the drain regions. The transistor device further includes at least one isolation gate formed in at least one of the interleaved fingers. The device can further include a bulk connection coupled to at least one of the source, drain and gate regions via through at least one of diode, MOS, resistor, capacitor inductor, short, etc. The bulk connection is preferably isolated through the isolation gate.

IPC Classes  ?

  • H01L 23/62 - Protection against overcurrent or overload, e.g. fuses, shunts
  • H01L 29/72 - Transistor-type devices, i.e. able to continuously respond to applied control signals
  • H01L 29/74 - Thyristor-type devices, e.g. having four-zone regenerative action
  • H01L 31/111 - Devices sensitive to infrared, visible or ultraviolet radiation characterised by at least three potential barriers, e.g. photothyristor
  • H01L 29/73 - Bipolar junction transistors
  • H01L 27/10 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
  • H01L 29/76 - Unipolar devices
  • H01L 29/94 - Metal-insulator-semiconductors, e.g. MOS
  • H01L 31/062 - SEMICONDUCTOR DEVICES NOT COVERED BY CLASS - Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the metal-insulator-semiconductor type
  • H01L 31/113 - Devices sensitive to infrared, visible or ultraviolet radiation characterised by field-effect operation, e.g. junction field-effect photo- transistor being of the conductor-insulator- semiconductor type, e.g. metal- insulator-semiconductor field-effect transistor
  • H01L 31/119 - Devices sensitive to very short wavelength, e.g. X-rays, gamma-rays or corpuscular radiation characterised by field-effect operation, e.g. MIS type detectors

36.

Semiconductor device based on a SCR

      
Application Number 11395464
Grant Number 07352014
Status In Force
Filing Date 2006-03-30
First Publication Date 2006-11-23
Grant Date 2008-04-01
Owner SOFICS BVBA (Belgium)
Inventor Van Camp, Benjamin

Abstract

The present invention provides a semiconductor structure device having a first and a second semiconductor devices with a silicon controlled rectifier (SCR) formed between the two devices with advantages to couple the devices to provide more design flexibility and enhanced triggering in order to improve the ESD performance of the device.

IPC Classes  ?

  • H01L 23/62 - Protection against overcurrent or overload, e.g. fuses, shunts

37.

Device having a low-voltage trigger element

      
Application Number 11303054
Grant Number 07763940
Status In Force
Filing Date 2005-12-15
First Publication Date 2006-08-03
Grant Date 2010-07-27
Owner Sofics BVBA (Belgium)
Inventor
  • Mergens, Markus Paul Josef
  • Keppens, Bart
  • Verhaege, Koen
  • Armer, John
  • Trinh, Cong Son

Abstract

An electronic device having an LV-well element trigger structure that reduces the effective snapback trigger voltage in MOS drivers or ESD protection devices. A reduced triggering voltage facilitates multi-finger turn-on and thus uniform current flow and/or helps to avoid competitive triggering issues.

IPC Classes  ?

  • H01L 23/62 - Protection against overcurrent or overload, e.g. fuses, shunts

38.

Method and apparatus for providing current controlled electrostatic discharge protection

      
Application Number 11147668
Grant Number 07110230
Status In Force
Filing Date 2005-06-08
First Publication Date 2005-12-29
Grant Date 2006-09-19
Owner SOFICS BVBA (Belgium)
Inventor
  • Van Camp, Benjamin
  • De Ranter, Frederic
  • Wybo, Geert
  • Keppens, Bart

Abstract

A method and apparatus for providing ESD protection. An ESD clamp is connected across the terminals to be protected circuit. The clamp is coupled to a current detector that activates the clamp when current from an ESD event exceeds a predefined limit.

IPC Classes  ?

  • H02H 3/22 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage of short duration, e.g. lightning
  • H02H 9/00 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection

39.

Method and apparatus for protecting a gate oxide using source/bulk pumping

      
Application Number 11087384
Grant Number 07233467
Status In Force
Filing Date 2005-03-23
First Publication Date 2005-10-20
Grant Date 2007-06-19
Owner SOFICS BVBA (Belgium)
Inventor
  • Mergens, Markus Paul Josef
  • De Ranter, Frederic Marie Dominique
  • Camp, Benjamin Van
  • Verhaege, Koen Gerard Maria
  • Jozwiak, Phillip Czeslaw
  • Armer, John
  • Keppens, Bart

Abstract

A method and apparatus for providing ESD event protection for a circuit using a source or bulk pump to increase the bulk and/or source potential level during an ESD event. The apparatus comprises a protection circuit that, in response to an ESD event, limits the voltage formed between two terminals of a transistor by adjusting a potential level on the second terminal.

IPC Classes  ?

  • H02H 9/00 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
  • H02H 3/22 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess voltage of short duration, e.g. lightning
  • H02H 1/00 - Details of emergency protective circuit arrangements
  • H02H 1/04 - Arrangements for preventing response to transient abnormal conditions, e.g. to lightning
  • H02H 9/06 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage using spark-gap arresters
  • H01C 7/12 - Overvoltage protection resistorsArresters

40.

TAKECHARGE

      
Serial Number 78673606
Status Registered
Filing Date 2005-07-19
Registration Date 2007-07-24
Owner SOFICS BVBA (Belgium)
NICE Classes  ?
  • 35 - Advertising and business services
  • 42 - Scientific, technological and industrial services, research and design

Goods & Services

Technology licensing, namely, licensing of integrated circuits Technology licensing, namely, intellectual property licensing of integrated circuits

41.

TAKECHARGE

      
Application Number 002173060
Status Registered
Filing Date 2001-04-10
Registration Date 2002-05-28
Owner Sofics, besloten vennootschap met beperkte aansprakelijkheid (Belgium)
NICE Classes  ? 42 - Scientific, technological and industrial services, research and design

Goods & Services

Technology licensing in the field of integrated circuits.

42.

TAKECHARGE

      
Serial Number 76146265
Status Registered
Filing Date 2000-10-13
Registration Date 2002-07-30
Owner SOFICS BVBA (Belgium)
NICE Classes  ? 35 - Advertising and business services

Goods & Services

Technology licensing in the field of integrated circuits