Cypress Semiconductor Corporation

United States of America

Back to Profile

1-100 of 2,071 for Cypress Semiconductor Corporation and 3 subsidiaries Sort by
Query
Aggregations
IP Type
        Patent 1,993
        Trademark 78
Jurisdiction
        United States 1,417
        World 627
        Europe 16
        Canada 11
Owner / Subsidiary
[Owner] Cypress Semiconductor Corporation 1,783
Spansion LLC 258
DECA Technologies Inc. 21
AgigA Tech Inc. 9
Date
New (last 4 weeks) 11
2025 October (MTD) 6
2025 September 9
2025 August 16
2025 July 6
See more
IPC Class
G06F 3/044 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means 173
G06F 3/041 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means 158
G01R 27/26 - Measuring inductance or capacitanceMeasuring quality factor, e.g. by using the resonance methodMeasuring loss factorMeasuring dielectric constants 83
H04W 4/80 - Services using short range communication, e.g. near-field communication [NFC], radio-frequency identification [RFID] or low energy communication 75
H04W 84/12 - WLAN [Wireless Local Area Networks] 71
See more
NICE Class
09 - Scientific and electric apparatus and instruments 78
42 - Scientific, technological and industrial services, research and design 12
40 - Treatment of materials; recycling, air and water treatment, 3
16 - Paper, cardboard and goods made from these materials 2
37 - Construction and mining; installation and repair services 2
See more
Status
Pending 192
Registered / In Force 1,879
  1     2     3     ...     21        Next Page

1.

INITIATING SECURE COMMUNICATION BY A WIRELESS AMBIENT POWER (AMP) DEVICE

      
Application Number 18635460
Status Pending
Filing Date 2024-04-15
First Publication Date 2025-10-16
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Luo, Hui
  • Taori, Rakesh

Abstract

A method including determining, by an ambient power (AMP) device that harvests environmental energy, one or more first authentication and key management (AKM) parameters, and transmitting, by the AMP device to a powered wireless device, an initialization request frame comprising one or more frame-exchange parameters and the one or more first AKM parameters with which the powered wireless device is to establish an encrypted wireless communication session with the AMP device.

IPC Classes  ?

  • H04W 12/03 - Protecting confidentiality, e.g. by encryption
  • H04W 12/00 - Security arrangementsAuthenticationProtecting privacy or anonymity
  • H04W 12/043 - Key management, e.g. using generic bootstrapping architecture [GBA] using a trusted network node as an anchor
  • H04W 12/06 - Authentication
  • H04W 12/106 - Packet or message integrity

2.

TECHNIQUES FOR VOLTAGE REFERENCE CIRCUITS WITH ADAPTIVE POWER CYCLING

      
Application Number 18633165
Status Pending
Filing Date 2024-04-11
First Publication Date 2025-10-16
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Lin, Adrian
  • Lovelace, David

Abstract

A voltage across a first capacitor and a voltage across a second capacitor are set to a reference voltage via a reference voltage source. The first and second capacitors are disconnected from the reference voltage source and the reference voltage is turned-off. A processing device turns-on the reference voltage in response to determining a voltage difference between the first and second capacitors due to leakage current is at or above a threshold level. The first and second capacitors are connected to the reference voltage source to return the voltage across the first capacitor and the voltage across the second capacitor to the reference voltage.

IPC Classes  ?

  • G05F 3/24 - Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode-transistor combinations wherein the transistors are of the field-effect type only
  • G06F 1/26 - Power supply means, e.g. regulation thereof

3.

DELEGATING GROUP OWNERSHIP IN PEER-TO-PEER NETWORKS

      
Application Number 18625499
Status Pending
Filing Date 2024-04-03
First Publication Date 2025-10-09
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Annapura Prakash, Siddeshi
  • Nanjungud Suryanarayana Iyer, Yashas

Abstract

Methods and systems for delegating group ownership in P2P networks. The disclosed method includes, among other things, responsive to a pending disconnection of the first station device from the P2P network, identifying, from a list of the plurality of station devices maintained by the first station device, a second station device to delegate ownership of the P2P network, and delegating ownership from the first station device to the second station device.

IPC Classes  ?

  • H04L 67/104 - Peer-to-peer [P2P] networks
  • H04W 84/18 - Self-organising networks, e.g. ad hoc networks or sensor networks

4.

TECHNIQUES FOR CO-EXISTENCE OPERATION WITH INCREASED IN-BAND ISOLATION

      
Application Number 18630855
Status Pending
Filing Date 2024-04-09
First Publication Date 2025-10-09
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Sarma Munukutla, Sandeep
  • Mukherjee, Suprojit
  • Kencharla, Raghavendra
  • Sood, Ayush

Abstract

First and second wireless communication device configured to operate in a time-division multiplexing (TDM) co-existence mode using first and second channels, respectively, of a first pair of channels in a frequency band are identified. A processing device determines an in-band isolation between the first pair of channels in the frequency band is insufficient to support operation of the first and second wireless communication devices in a parallel co-existence mode. The processing device determines an in-band isolation between a second pair of channels in the frequency band is sufficient to support operation of the first and second wireless communication devices in the parallel co-existence mode. The first wireless communication device is operated in the parallel co-existence mode using a first channel of the second pair of channels with the second wireless communication device configured to operate in the parallel co-existence mode using a second channel in the second pair of channels.

IPC Classes  ?

5.

INTEGRATED GROUND FAULT DETECTION AND INTERRUPTER CIRCUIT WITH VARIABLE DELAY

      
Application Number 18815327
Status Pending
Filing Date 2024-08-26
First Publication Date 2025-10-09
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Horanzy, Joseph
  • Mulangattil Sudhakaran, Nidhin
  • Davis, James

Abstract

An integrated circuit includes a transimpedance amplifier (TIA) coupled to a hot-to-ground (H/G) sensing coil. The H/G sensing coil is coupled to alternating current (AC) mains. The TIA converts a leakage current, received from the H/G sensing coil, to a leakage voltage. An analog-to-digital converter (ADC), coupled to the transimpedance amplifier, converts the leakage voltage to a digital signal. Control logic is coupled to the ADC and processes the digital signal to determine an average value associated with the leakage voltage over time and determines a trigger delay period corresponding to the average value. The control logic outputs, in response to the leakage voltage still satisfying the average value after waiting the trigger delay period, a trip signal to trip logic to cause a disconnect of a current supplied to a load by the AC mains.

IPC Classes  ?

  • H02H 3/02 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection Details
  • H02H 3/10 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to excess current additionally responsive to some other abnormal electrical conditions
  • H03F 3/45 - Differential amplifiers

6.

GROUND FAULT CIRCUIT INTERRUPTER (GFCI) WITH LIMIT DETECTION AND ADAPTIVE SAMPLE ACCUMULATION WINDOW

      
Application Number 18891375
Status Pending
Filing Date 2024-09-20
First Publication Date 2025-10-09
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Horanzy, Joseph
  • Mulangattil Sudhakaran, Nidhin

Abstract

An integrated circuit includes front-end circuitry coupled to a current sensor, which is coupled to alternating current (AC) mains, and to convert a leakage current to a converted voltage. An analog-to-digital converter (ADC), coupled to the front-end circuitry, converts the converted voltage to a digital signal. The ADC includes limit detection circuitry to detect the digital signal indicating the converted voltage is lower than a low threshold limit or higher than a high threshold limit and output a limit interrupt in response to the detection. Control logic is coupled to an output of the ADC and to process, in response to receiving the limit interrupt, the digital signal to determine a root mean square (RMS) value, and output a trip signal to trip logic to cause a disconnect of a current supplied to a load by the AC mains in response to the RMS value satisfying a threshold trip value.

IPC Classes  ?

  • H02H 3/16 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to fault current to earth, frame or mass
  • G01R 31/52 - Testing for short-circuits, leakage current or ground faults
  • H02H 3/33 - Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to difference between voltages or between currentsEmergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition, with or without subsequent reconnection responsive to phase angle between voltages or between currents involving comparison of the voltage or current values at corresponding points in different conductors of a single system, e.g. of currents in go and return conductors using summation current transformers

7.

SYSTEMS, METHODS, AND DEVICES FOR WIRELESS RELAYS

      
Application Number 18609629
Status Pending
Filing Date 2024-03-19
First Publication Date 2025-09-25
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Gupta, Rohit
  • Mungamuri, Venkata Sesha Sai Teja

Abstract

Systems, methods, and devices include wireless relays for wireless communication. Methods include receiving an input via a first wireless connection at a wireless device, the input comprising a first data packet compatible with a first wireless protocol, and identifying a second wireless connection compatible with a second wireless protocol based on the received input. Methods further include generating, using a dual-mode controller of the wireless device, an output based, at least in part, on the received input and the second wireless protocol, the output comprising a second data packet compatible with the second wireless protocol, and transmitting the output via the second wireless connection using the second wireless protocol.

IPC Classes  ?

8.

CHARGE PUMP/PHASE LOCKED LOOP (PLL) AND METHOD

      
Application Number 18604302
Status Pending
Filing Date 2024-03-13
First Publication Date 2025-09-18
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Riccardi, Domenico
  • Karman, Saleh
  • Neaves, Philip

Abstract

A charge pump has a first current digital to analog converter connected to a supply voltage terminal and having a first resistance configurable based on a first digital control code, a first switch connected between the first current digital to analog converter and an output terminal, a second current digital to analog converter connected to a reference voltage terminal and having a second resistance configurable based on a second digital control code, and a second switch connected between the output terminal and the second current digital to analog converter, wherein the first current digital to analog converter sources a first current based on the first resistance responsive to the first switch being closed, and the second current digital to analog converter sinks a second current based on the second resistance responsive to the second switch being closed.

IPC Classes  ?

  • H03L 7/089 - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
  • H03L 7/091 - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
  • H03L 7/099 - Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

9.

Adaptive Frequency Hopping (AFH) Channel Classification Algorithm for Narrowband Wireless Radio in Battery Management System-like (BMS-like) Environment

      
Application Number 18604357
Status Pending
Filing Date 2024-03-13
First Publication Date 2025-09-18
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Karpin, Oleksandr
  • Omelchuk, Ruslan
  • Kravets, Igor
  • Hoshtanar, Oleksandr
  • Tan, Thiam Poh
  • Kapur, Ashok
  • Zhodzishsky, Victor
  • Lee, Daniel

Abstract

Techniques are disclosed to detect deep fading caused by magnitude drop and rapid phase change on channels within a frequency band of a narrowband wireless radio operating in a BMS-like environment with strong multipath. The techniques may identify an interference channel, a deep fading channel, or a weak signal channel. A channel assessment algorithm may receive packets on one of multiple channels to determine a received signal strength for each packet associated with the channel. The algorithm may determine a PER associated with the channel based on a number of packets received in error and a difference between the received signal strength of each packet and a reference signal strength associated with other channels of the frequency band. The PER may be compared with a PER threshold. The channel may be excluded from use by the wireless radio if the PER for the channel is greater than the PER threshold.

IPC Classes  ?

  • H04B 1/715 - Interference-related aspects
  • H04B 17/318 - Received signal strength
  • H04L 1/20 - Arrangements for detecting or preventing errors in the information received using signal-quality detector

10.

WIRELESS PER-FRAME-BASED LOCAL OSCILLATOR TRIMMING FOR UPLINK MULTI-USER TRANSMISSION

      
Application Number 19201670
Status Pending
Filing Date 2025-05-07
First Publication Date 2025-09-18
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Shaw, Amit
  • Annapu Reddy, Nutan Reddy

Abstract

A wireless device includes a radio having a front end and a first local oscillator (LO) and control logic coupled to the radio. The control logic determines, from a received trigger frame, a carrier frequency offset (CFO) between a first carrier frequency of the first LO and a second carrier frequency of a second LO of an access point operating in a multi-user transmission mode. The control logic triggers, based on the CFO, an LO trim of the first LO to adjust the first carrier frequency to match, within a threshold tolerance, the second carrier frequency. The radio can then transmit, to the access point, a protocol data unit frame using the trimmed first LO, the protocol data unit frame being associated with the multi-user transmission mode.

IPC Classes  ?

  • H03L 7/07 - Automatic control of frequency or phaseSynchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
  • H04L 27/26 - Systems using multi-frequency codes

11.

Triggering multi-phase transmission pattern switching to reduce emissions in touch products

      
Application Number 18890402
Grant Number 12416995
Status In Force
Filing Date 2024-09-19
First Publication Date 2025-09-16
Grant Date 2025-09-16
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Bellamkonda, Revanth
  • Ogirko, Roman
  • O'Keeffe, Daniel
  • O'Malley, Edward Gerard
  • Vural, Mehmet

Abstract

An apparatus includes a sinusoidal wave generator that generates, over a first analog line, an in-phase drive signal and, over a second analog line, an opposite-phase drive signal. A comparator has inputs respectively coupled to the first analog line and the second analog line and asserts a first output in response to detecting a crossing between the in-phase drive signal and the opposite-phase drive signal. Multi-phase switching logic is coupled to an output of the comparator. The multi-phase switching logic asserts a second output in response to both detecting the first output and receiving a signal indicative of a phase switch of the sinusoidal wave generator. The second output controls timing of applying a multi-phase switching pattern to sets of switches coupled between the first analog line and the second analog line and transmission (TX) electrodes of a touch panel.

IPC Classes  ?

  • G06F 3/041 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
  • G06F 3/044 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means

12.

WRAPPER CIRCUIT FOR PROVIDING REPLAY AND INTEGRITY PROTECTION USING AN ENCRYPTION ALGORITHM

      
Application Number 18797470
Status Pending
Filing Date 2024-08-07
First Publication Date 2025-09-11
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Luo, Hui
  • Taori, Rakesh
  • Mendel, Florian
  • Schläeffer, Martin

Abstract

Authenticated encryption algorithms may function in both a data encryption and authentication operational mode as well as an authentication only operational mode. A first circuit may generate encrypted data and generate a first authentication tag. The first circuit may output for transmission as part of an MPDU, the first authentication tag and either the encrypted data or plaintext data based a control flag. A receiver device may receive the MPDU and a second encryption circuit of the receiver device may receive the first authentication tag and, based on a control flag, receive either the plaintext data or the encrypted data and from the MPDU and generate a second authentication tag by encrypting the plaintext data or decrypting the encrypted data depending on which is received. The second circuit may verify that management frames of the MPDU are valid/have not been tampered with if the first and second authentication tags match.

IPC Classes  ?

  • H04L 9/32 - Arrangements for secret or secure communicationsNetwork security protocols including means for verifying the identity or authority of a user of the system
  • H04L 9/06 - Arrangements for secret or secure communicationsNetwork security protocols the encryption apparatus using shift registers or memories for blockwise coding, e.g. D.E.S. systems

13.

FACE IDENTIFICATION USING MULTIMODAL IMAGING DATA

      
Application Number 18593809
Status Pending
Filing Date 2024-03-01
First Publication Date 2025-09-04
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kolych, Igor
  • Lee, Daniel

Abstract

A device includes an image capture device to obtain first imaging data, a sensor, and control logic coupled to the sensor. The control logic is to obtain sensor data from the sensor, generate second imaging data from the sensor data, determine a first correlation metric between the first imaging data and the second imaging data, determine whether the first correlation metric satisfies an authentication criterion, and enable an authentication operation responsive to determining the first correlation metric satisfies the authentication criterion.

IPC Classes  ?

  • G06F 21/32 - User authentication using biometric data, e.g. fingerprints, iris scans or voiceprints
  • G01S 13/90 - Radar or analogous systems, specially adapted for specific applications for mapping or imaging using synthetic aperture techniques
  • G06T 7/50 - Depth or shape recovery
  • G06T 17/00 - 3D modelling for computer graphics
  • G06V 40/16 - Human faces, e.g. facial parts, sketches or expressions

14.

DYNAMIC USER ACCESS CONTROL AND CREDENTIAL MANAGEMENT IN WIRELESS AMBIENT POWER (AMP) DEVICES

      
Application Number 18594786
Status Pending
Filing Date 2024-03-04
First Publication Date 2025-09-04
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Luo, Hui
  • Taori, Rakesh

Abstract

A method for transmitting, by a powered wireless device, an identification (ID) request frame to an ambient power (AMP) device that harvests environmental energy. Receiving, at the powered wireless device an ID response frame from the AMP device in response to the ID request frame. The ID response frame includes an ID of the AMP device, and a network address of a network server. The powered device securely communicates with the network server using the network address to obtain authorization and data from the network server with which to establish an encrypted wireless communication session with the AMP device identified by the ID of the AMP device.

IPC Classes  ?

15.

HIGHER ACCURACY SECURE PHASE-BASED RANGING AND DIRECTION FINDING

      
Application Number 19087375
Status Pending
Filing Date 2025-03-21
First Publication Date 2025-09-04
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Simileysky, Victor
  • Uln, Kiran
  • Wihardja, James
  • Zand, Pouria

Abstract

A system and method for improving the accuracy of a secure phase-based ranging procedure and a Direction Finding procedure. The method includes receiving radio frequency signals from a second communication device. The method includes operating in a first mode including generating first location data based on the radio frequency signals and, transferring the first location data to a second processor in compliance with a Bluetooth Host Control Interface. The method includes comparing one or more conditions to one or more threshold values and responsive to the comparing transitioning from operating in the first mode to operating in a second mode. The method includes, while operating the second mode, generating second location data based on the radio frequency signals and, transferring the second location data to the second processor at a higher data transfer rate than the transferring of the first location data to the second processor.

IPC Classes  ?

  • H04W 4/02 - Services making use of location information
  • G01S 5/02 - Position-fixing by co-ordinating two or more direction or position-line determinationsPosition-fixing by co-ordinating two or more distance determinations using radio waves
  • G01S 5/10 - Position of receiver fixed by co-ordinating a plurality of position lines defined by path-difference measurements
  • H04W 4/80 - Services using short range communication, e.g. near-field communication [NFC], radio-frequency identification [RFID] or low energy communication

16.

FAULT OVERRUN DETECTION FEATURE

      
Application Number 18584251
Status Pending
Filing Date 2024-02-22
First Publication Date 2025-08-28
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Mali, Sumeet
  • Dieffenbach, Kai
  • Landenbach, Richard
  • Moslehner, Uwe
  • Loganathan, Thiyagu

Abstract

Techniques are disclosed for a fault monitor to determine that no fault has been lost. The fault monitor may distinguish between critical and non-critical faults without the risk of missing a critical fault. The fault monitor may detect a new fault event from a fault source and may set a fault overrun flag when the new fault event is detected while an existing fault event from the fault source is being processed. When the fault monitor receives a fault acknowledgement to indicate completion of processing of the existing fault event, the fault monitor may generate a request to process the new fault event as an overrun fault based on the fault overrun flag is set. The fault monitor may generate a request to process the new fault event as a non-overrun fault when the new fault event is detected without an existing fault event from the fault source being processed.

IPC Classes  ?

  • G06F 11/07 - Responding to the occurrence of a fault, e.g. fault tolerance
  • B60R 16/023 - Electric or fluid circuits specially adapted for vehicles and not otherwise provided forArrangement of elements of electric or fluid circuits specially adapted for vehicles and not otherwise provided for electric for transmission of signals between vehicle parts or subsystems
  • G05B 23/02 - Electric testing or monitoring

17.

EFFICIENT PROCEDURES TO CREATE BLUETOOTH LE CENTRAL CONNECTION ON AN ADVERTISER

      
Application Number 19076281
Status Pending
Filing Date 2025-03-11
First Publication Date 2025-08-28
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Mysore, Manamohan D.
  • Wihard Ja, James
  • Zhodzishsky, Victor

Abstract

Disclosed are techniques for a device that wants to be a central device when creating a connection in a communication network such as Bluetooth Low Energy (BLE) to advertise information associated with a connection window to solicit a connection with a scanning peer device. When the scanning peer device receives the information, it may enter a connection as a peripheral device with the advertising device at the advertised connection window, allowing the advertising device to become the central device. Disclosed are also techniques for a device that wants to be a central device to advertise information associated with a scan window of the device to solicit a directed advertisement event from a peer device during the advertised scan window. The peer device initially scans but may advertise during the scan window as advertised to enable the central device to create a connection where the peer device becomes a peripheral device.

IPC Classes  ?

  • H04W 76/14 - Direct-mode setup
  • H04W 8/00 - Network data management
  • H04W 84/18 - Self-organising networks, e.g. ad hoc networks or sensor networks

18.

SYSTEMS, METHODS, AND DEVICES FOR AUTOMOBILE ENVIRONMENT MONITORING AND SIGNAL STEERING

      
Application Number 18585586
Status Pending
Filing Date 2024-02-23
First Publication Date 2025-08-28
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Thomas, Michael
  • Soloperto, Raffaele
  • Alba Bueno, Manuela

Abstract

Systems, methods, and devices provide monitoring of entities in automobile environments. Methods include determining, using a processing device, a first plurality of phase modulation parameters for a speaker array based on a relationship between speakers included in the speaker array and a designated target location. Methods further include generating, using the processing device, a plurality of audio signals for the speakers included in the speaker array, each of the plurality of audio signals including a phase adjustment determined based on the first plurality of phase modulation parameters, and transmitting the plurality of audio signals via the speaker array to the designated target location.

IPC Classes  ?

  • H04R 1/40 - Arrangements for obtaining desired frequency or directional characteristics for obtaining desired directional characteristic only by combining a number of identical transducers

19.

EXPLOITING PARASITIC OR COUPLING TO MERGE WLAN CHANNELS OF WI-FI RADAR

      
Application Number 18588985
Status Pending
Filing Date 2024-02-27
First Publication Date 2025-08-28
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kolych, Igor
  • Uln, Kiran

Abstract

The embodiments described herein are directed at techniques to perform delay compensation for non-overlapping channels used for radar measurements. A device may receive a plurality of reference signals and a plurality of sensing signals on a plurality of non-overlapping wireless channels of a wireless network. The device may determine a plurality of channel transfer functions (CTF) s based on one of the plurality of reference signals and a corresponding one of the plurality of sensing signals. The device may correct each of the plurality of CTFs to generate a plurality of corrected CTFs. The device may merge the plurality of corrected CTFs to produce a merged CTF. The device may sense one or more objects within the wireless network based on the merged CTF.

IPC Classes  ?

  • G01S 7/00 - Details of systems according to groups , ,
  • G01S 13/56 - Discriminating between fixed and moving objects or between objects moving at different speeds for presence detection
  • G01S 13/86 - Combinations of radar systems with non-radar systems, e.g. sonar, direction finder
  • H04L 5/00 - Arrangements affording multiple use of the transmission path
  • H04W 84/12 - WLAN [Wireless Local Area Networks]

20.

Pulse generator and method

      
Application Number 18581132
Grant Number 12425010
Status In Force
Filing Date 2024-02-19
First Publication Date 2025-08-21
Grant Date 2025-09-23
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Haunschild, Markus
  • Feldtkeller, Martin
  • Liao, Lei
  • Andreotti, Claudio

Abstract

A pulse generator comprises a circuit configured to generate a coarse pulse width (CPW) signal, a first delay unit configured to generate a first delayed coarse pulse width signal, a delay locked loop circuit configured to generate a first subphase signal and a second subphase signal, a first analog interpolator, a second analog interpolator, and an amplifier having a first input connected to the first analog interpolator and a second input connected to the second analog interpolator and configured to generate a fine pulse width modulation signal.

IPC Classes  ?

  • H03K 5/134 - Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active-delay devices with field-effect transistors
  • H03K 5/135 - Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
  • H03K 7/08 - Duration or width modulation
  • H03K 5/00 - Manipulation of pulses not covered by one of the other main groups of this subclass

21.

SYSTEMS, METHODS, AND DEVICES FOR BATTERY MANAGEMENT AND MEASUREMENT

      
Application Number 18581194
Status Pending
Filing Date 2024-02-19
First Publication Date 2025-08-21
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kijima, Masashi
  • Matsunami, Hiroyuki
  • Singh, Rajiv

Abstract

Systems, methods, and devices provide management and measurement of battery cells. Methods include providing, from a signal generator, a first enable signal to a first high voltage interface coupled to a first battery cell, the first enable signal transitioning a first component of the first high voltage interface from a depowered state to a powered state and providing, from the signal generator, a first selection signal to selection logic configured to select the first battery cell for a first measurement operation. Methods also include obtaining, at a processing device, a first voltage measurement from the first battery cell, and deselecting the first battery cell by decoupling the processing device from the first high voltage interface.

IPC Classes  ?

  • G01R 31/396 - Acquisition or processing of data for testing or for monitoring individual cells or groups of cells within a battery
  • G01R 31/36 - Arrangements for testing, measuring or monitoring the electrical condition of accumulators or electric batteries, e.g. capacity or state of charge [SoC]
  • G01R 31/3835 - Arrangements for monitoring battery or accumulator variables, e.g. SoC involving only voltage measurements
  • G01R 31/385 - Arrangements for measuring battery or accumulator variables

22.

Techniques for managing program disturb in non-volatile memory

      
Application Number 18443899
Grant Number 12393346
Status In Force
Filing Date 2024-02-16
First Publication Date 2025-08-19
Grant Date 2025-08-19
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Georgescu, Bogdan
  • Van, Antwerpen Hans

Abstract

A program operation targeted to a first page in a sector of non-volatile memory is identified. The sector includes an array of memory cells comprising a set of pages including the first page, and each page in the set of pages includes a set of tracking bits reserved for storing values of a freshness counter. A processing device determines a second page in the set of pages has been exposed to a maximum number of program operations in the set of pages based on a value of the freshness counter stored in the set of tracking bits of the second page. The maximum number of program operations is determined to exceed a program disturb threshold for the sector. The second page in the sector of non-volatile memory is refreshed in response to determining that the maximum number of program operations exceeds the program disturb threshold for the sector.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G11C 16/34 - Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention

23.

SYSTEMS, METHODS, AND DEVICES FOR EFFICIENT WAKE OPERATIONS HAVING REDUCED BOOT TIMES

      
Application Number 18437982
Status Pending
Filing Date 2024-02-09
First Publication Date 2025-08-14
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kancherla, Naga Lakshmana Sundeep
  • Maharana, Suryakant
  • Agrawal, Shirish

Abstract

Systems, methods, and devices provide efficient wake operations and boot times for electronic devices. Methods include initiating, using one or more processing elements, a boot operation associated with a plurality of power domains, and determining, using the one or more processing elements, a type of the boot operation based, at least in part, on current status information identifying a current status of each of the plurality of power domains. Methods further include determining, using the one or more processing elements, one or more authentication operations based, at least in part, on the type of boot operation and a configuration of the plurality of power domains being booted, performing, using the one or more processing elements, the one or more authentication operations prior to booting the power domain.

IPC Classes  ?

  • G06F 21/57 - Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
  • G06F 21/60 - Protecting data

24.

CONTROL SYSTEM AND METHOD

      
Application Number 18441188
Status Pending
Filing Date 2024-02-14
First Publication Date 2025-08-14
Owner CYPRESS SEMICONDUCTOR CORPORATION (USA)
Inventor
  • Sullam, Bert
  • Thiagarajan, Eashwar
  • Dewan, Ketan
  • Somagatta, Ashish Kumar Reddy

Abstract

According to some embodiments, a system comprises a memory configured to store protection waveform data, and a comparator waveform generator configured to access the memory to generate a protection waveform from the protection waveform data based on a trigger associated with the system, receive a measured system characteristic waveform, and generate a fault interrupt responsive to a comparison between the measured system characteristic waveform and the protection waveform violating a fault condition.

IPC Classes  ?

  • G06F 1/02 - Digital function generators
  • G06F 1/03 - Digital function generators working, at least partly, by table look-up
  • H03K 17/0814 - Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit

25.

METHODS, DEVICES AND SYSTEMS FOR REPEATING SECURE WIRELESS CONNECTIONS

      
Application Number 18441218
Status Pending
Filing Date 2024-02-14
First Publication Date 2025-08-14
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Shah, Vikas Dineshkumar
  • Periyaeluvan, Rakesh Eluvan
  • Poongundrun, Deepak

Abstract

A method can include, by operation of a first wireless device, executing a hash operation on a first portion of a received authentication value to generate a hash result. In response to determining that a connection is to be refreshed, an authentication validate can be validated by decrypting a second portion of the authentication value to generate a decryption result and comparing the hash result to the decryption result. The decryption result can be stored. In response to determining that a connection is not to be refreshed, an authentication value can be validated by comparing the hash result to a previously stored decryption result. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • H04W 12/0431 - Key distribution or pre-distributionKey agreement
  • H04W 12/033 - Protecting confidentiality, e.g. by encryption of the user plane, e.g. user’s traffic
  • H04W 12/0433 - Key management protocols
  • H04W 12/069 - Authentication using certificates or pre-shared keys

26.

Systems, methods, and devices for multi-reference voltage generators

      
Application Number 18307568
Grant Number 12386377
Status In Force
Filing Date 2023-04-26
First Publication Date 2025-08-12
Grant Date 2025-08-12
Owner Cypress Semiconductor Corporation (USA)
Inventor Lin, Adrian

Abstract

Systems, methods, and devices generate multiple reference voltages. Methods include receiving, at a voltage regulator, a voltage from a voltage source, and generating, using the voltage regulator, a tracking current based on the received voltage, the tracking current having an amplitude that tracks changes in a voltage level of the voltage source. Methods also include generating, using the voltage regulator, a first reference voltage based on the tracking current, the first reference voltage being a designated voltage less than the voltage source and tracking changes in the voltage level of the voltage source, and generating, using the voltage regulator, a second reference voltage based on the received voltage, the second reference voltage being a fixed voltage.

IPC Classes  ?

  • G05F 3/24 - Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode-transistor combinations wherein the transistors are of the field-effect type only
  • G05F 1/46 - Regulating voltage or current wherein the variable actually regulated by the final control device is DC
  • G05F 3/26 - Current mirrors

27.

DUTY CYCLE CALIBRATION FOR PHASE-LOCKED LOOP

      
Application Number 18431017
Status Pending
Filing Date 2024-02-02
First Publication Date 2025-08-07
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Harush, Avri
  • Dadashev, Oleg

Abstract

Technologies directed to phase-locked loop (PLL) duty cycle calibration are described. A circuit includes an amplifier to generate a level-shifted clock with a duty cycle. The circuit further includes comparison logic coupled to an output of the amplifier that compares the duty cycle to a target duty cycle and generates a difference value. Tuning logic coupled to the amplifier adjust the duty cycle based on the difference value.

IPC Classes  ?

  • H03L 7/089 - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
  • H03K 5/156 - Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
  • H03L 7/093 - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
  • H03L 7/099 - Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

28.

INCREASING DYNAMIC RANGE OF A TIME-TO-DIGITAL CONVERTER

      
Application Number 18431182
Status Pending
Filing Date 2024-02-02
First Publication Date 2025-08-07
Owner Cypress Semiconductor Corporation (USA)
Inventor Harush, Avri

Abstract

A time-to-digital converter (TDC) circuit including serially-coupled delay units is disclosed. A feedback loop is coupled between a final delay unit of the serially-coupled delay units and an input to the serially-coupled delay units. A counter with a clock input is coupled to an output of the final delay unit. A value of the counter is to be incremented responsive to the counter receiving a toggle signal from the final delay unit.

IPC Classes  ?

  • H03L 7/085 - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
  • G04F 10/00 - Apparatus for measuring unknown time intervals by electric means

29.

HYSTERETIC CONTROL FOR LOAD TRANSIENT IMPROVEMENT IN PEAK CURRENT CONTROL MODE POWER CONVERTER ARCHITECTURES

      
Application Number 18431802
Status Pending
Filing Date 2024-02-02
First Publication Date 2025-08-07
Owner Cypress Semiconductor Corporation (USA)
Inventor Thakkar, Bindish Laxmikant

Abstract

In some embodiments, a system includes a power conversion system including at least one driver operatively coupled to at least one switch, a hysteretic control system, and driver control circuitry, operatively coupled to the at least one driver and the hysteretic control system, to receive at least one driver control signal from the hysteretic control system, and to control, based on the at least one driver control signal, operation of the at least one driver.

IPC Classes  ?

  • H02M 1/00 - Details of apparatus for conversion
  • H02M 3/158 - Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load

30.

SYSTEMS, METHODS, AND DEVICES FOR TEMPERATURE MANAGEMENT IN WIRELESS DEVICES

      
Application Number 18429712
Status Pending
Filing Date 2024-02-01
First Publication Date 2025-08-07
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Chuang, Wei-Kai
  • Tseng, Huikuang

Abstract

Systems, methods, and devices provide temperature management in wireless devices. Methods include comparing, using a processing device, a measured temperature of a component of a wireless device with a designated temperature value, and determining, using the processing device, if a transmission parameter of the wireless device should be adjusted, the determining comprising determining that the measured temperature is a designated difference from the designated temperature value. Methods further include identifying, using the processing device, an adjustment to be made to the transmission parameter in response to determining that a transmission parameter should be adjusted, and adjusting, using the processing device, the transmission parameter of one or more transmission operations of the wireless device based on the identified adjustment.

IPC Classes  ?

  • H04W 52/36 - Transmission power control [TPC] using constraints in the total amount of available transmission power with a discrete range or set of values, e.g. step size, ramping or offsets
  • H04W 52/52 - Transmission power control [TPC] using AGC [Automatic Gain Control] circuits or amplifiers
  • H04W 72/51 - Allocation or scheduling criteria for wireless resources based on terminal or device properties

31.

POST-SAMPLING SELECTABLE GAIN IN SAMPLE AND HOLD ANALOG-TO-DIGITAL CONVERTERS

      
Application Number 18435523
Status Pending
Filing Date 2024-02-07
First Publication Date 2025-08-07
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Schaffenrath, David
  • Calabro, Rocco
  • Dewan, Ketan

Abstract

A system and method for a post-sampling selectable gain circuit in sample and hold (S/H) analog-to-digital converters (ADCs). The method includes scaling down or scaling up a reference voltage to generate a plurality of candidate voltages associated with a plurality of measurement accuracies of a sampler circuit, each candidate voltage of the plurality of candidate voltages is respectively associated with a respective measurement accuracy of the plurality of measurement accuracies. The method includes selecting, by a processing device and based on an input voltage for the sampler circuit, a particular candidate voltage from the plurality of candidate voltages that is associated with an optimal measurement accuracy of the plurality of measurement accuracies. The method includes generating a sampler voltage associated with the optimal measurement accuracy by operating the sampler circuit based on the particular candidate voltage or an additional voltage associated with the particular candidate voltage.

IPC Classes  ?

  • H03M 1/46 - Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
  • H03M 1/12 - Analogue/digital converters

32.

WI-FI/BLUETOOTH ANTENNA DISCONNECT DETECTION

      
Application Number 18422941
Status Pending
Filing Date 2024-01-25
First Publication Date 2025-07-31
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kolych, Igor
  • Uln, Kiran
  • Medapalli, Kameswara
  • Trikutam, Sivaram Alukuru

Abstract

The embodiments described herein are directed at techniques to perform antenna/cable disconnection using co-located communication devices. A first device may transmit a reference signal over a predetermined bandwidth. A parasitic signal corresponding to the reference signal may be received via coupling at a second device that is co-located with the first device. The second device may be coupled to a first end of a cable via a port, with the second end of the cable configured to connect to an antenna. A processing device may determine a ratio of amplitudes of the parasitic signal over a predefined bandwidth. The processing device may then determine, based on the amplitude of the parasitic signal over the predefined bandwidth, a disconnect status of one or more of the antenna and the cable.

IPC Classes  ?

  • H04B 3/466 - Testing attenuation in combination with at least one of group delay and phase shift
  • H04W 24/10 - Scheduling measurement reports

33.

OPTIMIZED CHANNEL SCANNING FOR AN ACCESS POINT DEVICE

      
Application Number 18424231
Status Pending
Filing Date 2024-01-26
First Publication Date 2025-07-31
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Nanjungud Suryanarayana Iyer, Yashas
  • Annapura Prakash, Siddeshi

Abstract

Methods and systems for optimized channel scanning for an access point device. The disclosed method includes, among other things, initializing, by a station device, an access point (AP) in a wireless network, selecting, by the station device, a preferred scanning channel (PSC) of a plurality of PSCs in a high frequency band of the wireless network, scanning, by the station device, the PSC of the plurality of PSCs, determining whether the PSC is free of wireless activity, and responsive to determining that the PSC is free of wireless activity, selecting the PSC for the AP to operate on.

IPC Classes  ?

  • H04W 8/00 - Network data management
  • H04W 48/18 - Selecting a network or a communication service
  • H04W 72/0453 - Resources in frequency domain, e.g. a carrier in FDMA
  • H04W 72/54 - Allocation or scheduling criteria for wireless resources based on quality criteria

34.

Source Follower Type Regulator with DAC feedback

      
Application Number 18428356
Status Pending
Filing Date 2024-01-31
First Publication Date 2025-07-31
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Hancioglu, Erhan
  • Bellamkonda, Revanth
  • Singh, Rajiv
  • Panariya, Anil Kumar
  • Bashir, Mudasir
  • Mann, Eric

Abstract

Systems and methods are disclosed to measure output voltage of a source follower to control the reference voltage provided to the source follower to compensate for deviations of the output voltage from a desired operating range. Disclosed techniques include using an ADC or a window comparator to sample an output of a source follower type voltage regulator whose regulated voltage is set by a reference voltage. The sampled output voltage is compared against a desired range. The ADC or the window comparator generates an indication in response to the comparison. A processor or a sequencer may determine an adjustment amount to the reference voltage based on the indication and May 10 adjust the reference voltage based on the adjustment amount to maintain the output of the source follower type voltage regulator within the desired range. An ADC may apply the adjusted reference voltage to the source follower.

IPC Classes  ?

  • G05F 1/575 - Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices characterised by the feedback circuit

35.

CONTROL REGISTER RELATED COMPUTING SYSTEM AND METHOD

      
Application Number 18423756
Status Pending
Filing Date 2024-01-26
First Publication Date 2025-07-31
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Qureshi, Yasir Mahmood
  • O'Brien, Eoin

Abstract

One or more computing devices, systems, and/or methods are provided. In an example, a computing system includes a first processing complex including a first status register unit, a second processing complex including a second status register unit, a lockstep unit configured to verify redundancy in the first status register unit and the second status register unit, a control register unit connected to the lockstep unit and including control registers, each configured to store control register data and an error correction code (ECC) associated with the control register data, a scrubber configured to read the control registers at a predetermined frequency, and an ECC unit configured to, responsive to a read of a selected control register of the control registers by the scrubber, validate the control register data associated with the selected control register based on the ECC associated with the control register data.

IPC Classes  ?

  • G06F 11/08 - Error detection or correction by redundancy in data representation, e.g. by using checking codes

36.

SUCCESSIVE APROXIMATION REGISTER ANALOG TO DIGITAL CONVERTERS INCLUDING BUILT-IN SELF-TEST

      
Application Number 18423875
Status Pending
Filing Date 2024-01-26
First Publication Date 2025-07-31
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kuroda, Susumu
  • Kijima, Masashi
  • Singh, Rajiv

Abstract

A Successive Approximation Register (SAR) Analog to Digital Converter (ADC) includes a Capacitive Digital to Analog Converter (CDAC), a comparator, and control logic. The CDAC includes a plurality of trim capacitors addressed via a trimming code. The comparator is coupled to the CDAC to compare an output voltage of the CDAC to a common mode voltage (VCM) to output a logic high value or a logic low value based on the comparison. The control logic includes SAR ADC control logic to control the CDAC and the comparator in a SAR ADC mode and Built-In Self-Test (BIST) control logic to control the CDAC and the comparator in a CDAC BIST mode to set at least one trimming code for the SAR ADC mode.

IPC Classes  ?

37.

Sigma-delta modulator for capacitive touch sensing channel

      
Application Number 18667543
Grant Number 12375098
Status In Force
Filing Date 2024-05-17
First Publication Date 2025-07-29
Grant Date 2025-07-29
Owner Cypress Semiconductor Corporation (USA)
Inventor Ogirko, Roman

Abstract

An integrated circuit includes a sigma-delta modulator coupled to a receive electrode of a capacitive touch screen sensor and including a first single-ended integrator and a second single-ended integrator selectively coupled to an output of the first single-ended integrator. A latch is coupled to an output of the second single-ended integrator and driven by a frequency modulation signal. A balancing circuit is selectively coupled to a first input of the first single-ended integrator and to a second input of the second single-ended integrator. Logic is coupled to the balancing circuit and causes, based on the frequency modulation signal and an output value of the latch, the balancing circuit to one of: apply a positive balancing current to the first input and a negative balancing current to the second input; or apply a positive balancing current to the second input and a negative balancing current to the first input.

IPC Classes  ?

  • H03M 3/00 - Conversion of analogue values to or from differential modulation
  • G06F 3/044 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means

38.

SYSTEMS, METHODS, AND DEVICES FOR WI-FI PRESENCE DETECTION

      
Application Number 18417783
Status Pending
Filing Date 2024-01-19
First Publication Date 2025-07-24
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Pathi, Sudharshan
  • Kathalingam, Aadhi Vairava Sundaram
  • Shah, Shubham Snehalkumar

Abstract

Systems, methods, and devices provide radar detection in wireless devices. Methods include determining wireless connection data for a wireless communications link, and generating a plurality of wireless connection metrics based on the wireless connection data. Methods also include generating a selection of one or more of a plurality of subcarriers based, at least in part, on the plurality of wireless connection metrics, and generating a determination of a presence event based, at least in part, on the selection of the one or more subcarriers.

IPC Classes  ?

  • H04W 48/16 - DiscoveringProcessing access restriction or access information
  • H04W 72/02 - Selection of wireless resources by user or terminal
  • H04W 72/563 - Allocation or scheduling criteria for wireless resources based on priority criteria of the wireless resources
  • H04W 84/12 - WLAN [Wireless Local Area Networks]

39.

Systems, methods, and devices for sensor protection circuit

      
Application Number 18410591
Grant Number 12425027
Status In Force
Filing Date 2024-01-11
First Publication Date 2025-07-17
Grant Date 2025-09-23
Owner Cypress Semiconductor Corporation (USA)
Inventor Zhang, Xiaowei

Abstract

Systems, methods, and devices provide protection for sensing circuits. Methods may include providing, using a microcontroller unit (MCU), a drive signal to a touch sensor via an asymmetric conductance element of a protection circuit, providing, using the MCU, a scanning signal to the touch sensor via an additional conductance element of the protection circuit, and receiving, at the MCU, a sense signal from the touch sensor via the additional conductance element of the protection circuit. Methods also include determining, using the MCU, if a touch event has occurred based on measurements obtained during scanning of the touch sensor.

IPC Classes  ?

  • H03K 17/96 - Touch switches
  • G06F 3/044 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means

40.

MUTUAL AUTHENTICATION AND ENCRYPTION KEY GENERATION IN WIRELESS AMBIENT POWER (AMP) DEVICES

      
Application Number 18441391
Status Pending
Filing Date 2024-02-14
First Publication Date 2025-07-17
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Luo, Hui
  • Taori, Rakesh

Abstract

A method for receiving, by an ambient power (AMP) device that harvests environmental energy, an identification (ID) request frame from a powered wireless device. The ID request frame includes one or more frame-exchange parameters and an authentication and key management (AKM) method. The method includes retrieving, from memory, a secret that is shared with the powered wireless device, determining, using the secret, one or more first AKM parameters, and transmitting, to the powered wireless device, by the AMP device, an ID response frame including an ID of the AMP device, at least one of the one or more frame-exchange parameters and the one or more AKM parameters with which the powered wireless device is to be mutually authenticated with the AMP device and to generate an encryption key to initiate an encrypted wireless communication session.

IPC Classes  ?

  • H04W 12/0433 - Key management protocols
  • H04W 12/037 - Protecting confidentiality, e.g. by encryption of the control plane, e.g. signalling traffic
  • H04W 12/06 - Authentication

41.

Signal processing unit of capacitive touch sensing channel

      
Application Number 18668460
Grant Number 12360634
Status In Force
Filing Date 2024-05-20
First Publication Date 2025-07-15
Grant Date 2025-07-15
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Ogirko, Roman
  • Alam, Syed Tabish

Abstract

An integrated circuit includes a sigma-delta modulator (SDM) coupled to a receive electrode, which is selectively coupled to multiple unit cell sensors. A demodulator is coupled directly to the SDM, the demodulator to generate a multibit digital signal by demodulating a digital pulse density modulated (PDM) signal received from the SDM. The demodulating can include multiplying digitized cosine values with the digital PDM signal. A cascaded integrator-comb (CIC) filter is coupled to the demodulator and includes a first integrator and a second integrator cascaded together and to accumulate, at the second integrator, a plurality of samples of the multibit digital signal. The CIC filter includes a single comb circuit coupled to the second integrator, the single comb circuit to generate a measured amplitude bitstream from the accumulated samples.

IPC Classes  ?

  • G06F 3/041 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
  • G06F 3/044 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means

42.

WIRELESS LOCAL AREA NETWORK PERFORMANCE DURING PERIODIC ADVERTISEMENT WITH RESPONSE PROTOCOL

      
Application Number 18407379
Status Pending
Filing Date 2024-01-08
First Publication Date 2025-07-10
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Munukutla, Sandeep Sarma
  • Kencharla, Raghavendra

Abstract

Methods and systems for improving wireless local area network performance during periodic advertisement with response protocol. The disclosed method includes, among other things, receiving, by a wireless local area network (WLAN) sub-system of a wireless device, a signal associated with a sub-event of an advertisement event from a wireless personal area network (WPAN) sub-system of the wireless device, wherein the WLAN sub-system and the WPAN sub-system share a frequency band, determining whether a priority bit associated with the sub-event indicates whether during the sub-event empty payload will be transmitted, and in response to determining that the priority bit indicates that during the sub-event an empty payload will be transmitted, utilizing, by the WLAN sub-system, the frequency band for a predetermined amount of time allocated to the sub-event.

IPC Classes  ?

  • H04W 72/0453 - Resources in frequency domain, e.g. a carrier in FDMA
  • H04W 72/56 - Allocation or scheduling criteria for wireless resources based on priority criteria
  • H04W 84/12 - WLAN [Wireless Local Area Networks]

43.

SYSTEMS, METHODS, AND DEVICES FOR LOW-POWER WAKEUP OPERATIONS

      
Application Number 18391286
Status Pending
Filing Date 2023-12-20
First Publication Date 2025-06-26
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Lee, Daniel
  • Singh, Ajinder Pal
  • Karpin, Oleksandr

Abstract

Systems, methods, and devices provide low-power wakeup operations in wireless environments. Methods include receiving a signal at a wireless device, the signal comprising a data packet compatible with a wireless communication protocol, performing, using one or more processing elements, a first wake detection operation at a first wake stage of the wireless device, and determining, based on a designated pattern and performance parameters, if a second wake detection operation should be performed at a second wake stage of the wireless device. Methods also include determining, using one or more processing elements, if a valid wake code has been received based on a designated wake code associated with the data packet.

IPC Classes  ?

44.

SYSTEMS, DEVICES AND METHODS FOR DYNAMICALLY GENERATING TIRE FIRMNESS VALUES IN RESPONSE TO USER SELECTION AND/OR OTHER DATA

      
Application Number 18391392
Status Pending
Filing Date 2023-12-20
First Publication Date 2025-06-26
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Evans, Bradley
  • Stopher, Nicholas

Abstract

A method can include wirelessly receiving and storing tire information in memory circuits. By operation of processing circuits, an initial tire firmness value can be determined for one or more tires using the stored tire information. By operation of communication circuits, an initial tire firmness value can be transmitted. Mode information can be received and stored in memory circuits. In response to mode information, processing circuits can determine a revised tire firmness value for one or more tires using at least the mode information. By operation of communication circuits, revised tire firmness values can be wirelessly transmitted.

IPC Classes  ?

  • B60C 23/04 - Signalling devices actuated by tyre pressure mounted on the wheel or tyre

45.

SYSTEMS, DEVICES AND METHODS FOR DYNAMICALLY LOGGING AND DISTRIBUTING TIRE PROFILE DATA

      
Application Number 18393168
Status Pending
Filing Date 2023-12-21
First Publication Date 2025-06-26
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Evans, Bradley
  • Stopher, Nicholas

Abstract

A method can include, wirelessly receiving tire information at a tire sensor device; acquiring sensor data with at least the tire sensor device; storing at least the tire information and sensor data in a tire profile data structure; periodically transmitting the tire profile data structure from the tire sensor device according to at least one wireless standard; and in response to changes in a state of the tire, updating the tire profile data structure; wherein the tire information identifies the tire. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • B60C 23/04 - Signalling devices actuated by tyre pressure mounted on the wheel or tyre
  • G07C 5/00 - Registering or indicating the working of vehicles

46.

PRECISE PROTECTION OF SHARED MEDIUM BASED ON PAYLOAD LENGTH OF A WIRELESS PERSONAL AREA NETWORK (WPAN) PACKET

      
Application Number 18393373
Status Pending
Filing Date 2023-12-21
First Publication Date 2025-06-26
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Munukutla, Sandeep Sarma
  • Kencharla, Raghavendra

Abstract

Methods and systems for precise protection of a shared medium based on payload length of a WPAN packet. The disclosed method includes, among other things, monitoring, by a wireless local area network (WLAN) sub-system, a frequency band for wireless personal area network (WPAN) activity from a WPAN sub-system, identifying, from the WPAN activity, a WPAN packet transmitted during a first time slot, obtaining, from WPAN packet, a payload length of the WPAN packet, and interrupting, by the WLAN sub-system, the WPAN activity to transmit at least a portion of a first WLAN packet within a remainder of the first time slot.

IPC Classes  ?

  • H04W 24/08 - Testing using real traffic
  • H04W 74/08 - Non-scheduled access, e.g. ALOHA
  • H04W 74/0816 - Non-scheduled access, e.g. ALOHA using carrier sensing, e.g. carrier sense multiple access [CSMA] with collision avoidance
  • H04W 84/12 - WLAN [Wireless Local Area Networks]

47.

SIGNAL CORRECTION IN RECEIVER

      
Application Number 18393222
Status Pending
Filing Date 2023-12-21
First Publication Date 2025-06-26
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Rey, Claudio
  • Kolych, Igor

Abstract

One or more devices, systems, and/or methods are provided. In an example, a method includes mixing a passband receive signal with a local oscillator frequency to generate a receive signal, filtering the receive signal using a complex filter to generate a filtered receive signal, converting the filtered receive signal to a digital receive signal, and generating a corrected receive signal based on the digital receive signal by applying a first correction and a second correction to the digital receive signal, where the first correction reduces imbalance in the digital receive signal and the second correction reduces nonlinear direct current terms in the digital receive signal.

IPC Classes  ?

  • H04B 1/12 - Neutralising, balancing, or compensation arrangements

48.

Attack detection in round-trip timing estimation

      
Application Number 18393259
Grant Number 12425862
Status In Force
Filing Date 2023-12-21
First Publication Date 2025-06-26
Grant Date 2025-09-23
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kolych, Igor
  • Rey, Claudio

Abstract

A wireless device includes a receiver adapted with Bluetooth® low energy (BLE) capability and logic at least one of coupled to or integrated within the receiver. The logic determines frequency samples of bits of a predetermined pattern of a packet during a round-trip timing estimation of the packet, wherein the packet is received during a keyless access attempt of an enclosure having a transmitter and the receiver. The logic compares, to a reference frequency sample, the frequency samples of bits of the predetermined pattern. In response to determining a difference between the reference frequency sample and the frequency samples of bits of the predetermined pattern, the logic detects an intrusion associated with the predetermined pattern.

IPC Classes  ?

  • H04W 56/00 - Synchronisation arrangements
  • H04W 12/121 - Wireless intrusion detection systems [WIDS]Wireless intrusion prevention systems [WIPS]

49.

Dynamic load current adjustment to avoid PFM frequency in audio range

      
Application Number 18394953
Status Pending
Filing Date 2023-12-22
First Publication Date 2025-06-26
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Konduru, Ravi Theja
  • Vispute, Hemant
  • Kaligonahalli Thippeswamy, Yeshwanth

Abstract

In an embodiment of the techniques presented herein, a universal serial bus power delivery (USB-PD) power adaptor includes a USB port, and a USB controller configured to deliver power to the USB port, wherein the USB controller includes a voltage regulator configured to generate a power supply voltage based on a pulse frequency modulation (PFM) signal, and a variable current bleed unit configured to generate a variable current bleed load on the voltage regulator based on a frequency of the PFM signal to maintain the frequency of the PFM signal above an audible frequency range.

IPC Classes  ?

  • G06F 13/38 - Information transfer, e.g. on bus
  • G06F 13/42 - Bus transfer protocol, e.g. handshakeSynchronisation

50.

Acoustic noise suppression in PFM based buck regulator

      
Application Number 18545734
Status Pending
Filing Date 2023-12-19
First Publication Date 2025-06-19
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kaligonahalli Thippeswamy, Yeshwanth
  • Konduru, Ravi Theja
  • Vispute, Hemant

Abstract

The present disclosure provides an approach that determines a pulse frequency modulation (PFM) period of a buck regulator. The PFM period comprises a first charging stage and a first discharging stage, and wherein the buck regulator switches from the first discharging stage to the first charging stage based on comparing a feedback voltage to a low threshold voltage. The approach generates a pseudo random pulse at a pseudo random period, wherein the pseudo random period is independent from the low threshold voltage. Then, the approach initiates a transition from a second discharging stage to a second charging stage based on the pseudo random pulse.

IPC Classes  ?

  • H02M 3/158 - Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
  • H02M 1/00 - Details of apparatus for conversion
  • H03K 5/04 - Shaping pulses by increasing durationShaping pulses by decreasing duration
  • H03K 7/06 - Frequency or rate modulation, i.e. PFM or PRM

51.

PREDICTIVE RADIO INTERFERENCE MITIGATION

      
Application Number 18545878
Status Pending
Filing Date 2023-12-19
First Publication Date 2025-06-19
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Santra, Avik
  • Uln, Kiran
  • Taori, Rakesh

Abstract

Methods and systems for predictively mitigating against radio interference. The disclosed method includes, among other things, obtaining a plurality of current channel metrics, predicting, based on the plurality of current channel metrics, a plurality of future channel metrics associated with the frequency band, and determining, based on the plurality of future channel metrics associated with the frequency band, a plurality of channel quality scores associated with the frequency band.

IPC Classes  ?

  • H04L 25/02 - Baseband systems Details
  • H04B 7/06 - Diversity systemsMulti-antenna systems, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station
  • H04B 17/318 - Received signal strength
  • H04B 17/336 - Signal-to-interference ratio [SIR] or carrier-to-interference ratio [CIR]
  • H04L 5/00 - Arrangements affording multiple use of the transmission path
  • H04W 84/10 - Small scale networksFlat hierarchical networks

52.

COVERING FOR TOUCH SENSOR ELECTRODE

      
Application Number 18543220
Status Pending
Filing Date 2023-12-18
First Publication Date 2025-06-19
Owner Cypress Semiconductor Corporation (USA)
Inventor Zhang, Xiaowei

Abstract

A touch sensor includes a sensor electrode, a touch panel overlying the sensor electrode, and a dielectric covering separating the sensor electrode from the touch panel. The dielectric covering may be configured to inhibit electrostatic discharge through the sensor electrode.

IPC Classes  ?

53.

Coordinate rotation digital computer using direct memory access engines

      
Application Number 18530673
Grant Number 12360932
Status In Force
Filing Date 2023-12-06
First Publication Date 2025-06-12
Grant Date 2025-07-15
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kumar, Sanjeev
  • Mahadevappa, Rachana

Abstract

A device includes a Coordinate Rotation Digital Computer (CORDIC), a memory, a first Direct Memory Access (DMA) engine, and a second DMA engine. The memory stores an array of calculation data sets and an array of result data sets corresponding to the calculation data sets. The first DMA engine copies each data set of the array of calculation data sets from the memory to the CORDIC. The second DMA engine copies each result data set of the array of result data sets from the CORDIC to the memory and generates a trigger in response to copying a final result data set of the array of result data sets to the memory.

IPC Classes  ?

  • G06F 13/28 - Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access, cycle steal
  • G06F 13/30 - Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access, cycle steal with priority control

54.

SYSTEMS, METHODS, AND DEVICES FOR RADAR OPERATION IN WIRELESS DEVICES

      
Application Number 18532322
Status Pending
Filing Date 2023-12-07
First Publication Date 2025-06-12
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kolych, Igor
  • Uln, Kiran
  • Medapalli, Kameswara

Abstract

Systems, methods, and devices enable radar operation in wireless devices. Methods include switching a first transceiver and a second transceiver from a communications mode to a sensing mode while maintaining a network connection, generating a designated waveform at a wireless device, and transmitting a first signal based on the designated waveform via the first transceiver of the wireless device. Methods also include receiving a second signal via the second transceiver of the wireless device, the second transceiver being collocated with the first transceiver within the wireless device, and generating sensing data based on the second signal, the sensing data comprising an indication of whether an entity has been detected by the wireless device.

IPC Classes  ?

  • G01S 13/32 - Systems for measuring distance only using transmission of continuous waves, whether amplitude-, frequency-, or phase-modulated, or unmodulated
  • G01S 13/56 - Discriminating between fixed and moving objects or between objects moving at different speeds for presence detection

55.

Leveraging Wi-Fi Punctured Sub-channels Information for Enhanced Co-Existence

      
Application Number 18532393
Status Pending
Filing Date 2023-12-07
First Publication Date 2025-06-12
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Taori, Rakesh
  • Uln, Kiran

Abstract

A system and method are provided for co-existence in a wireless device including a co-located wireless local area network (WLAN) radio and a wireless personal area network (WPAN) radio. Generally, the method includes identifying a number of punctured sub-channels in channels used in a WLAN to communicate with the WLAN radio, and instructing the WPAN radio over which of the sub-channels to transmit and receive to reduce interference between the WPAN radio and communications between the WLAN radio and access point or station in the WLAN. The WLAN radio can be a Wi-Fi radio using an IEEE 802.11 protocol supporting preamble puncturing using a Punctured Sub-channel Bitmap in a physical layer protocol data unit, and the WPAN radio can be an unlicensed, short-range Bluetooth, Bluetooth low-energy, narrow-band or ultra-wideband radio. The WLAN radio can learn the punctured sub-channels from an access point, or request the sub-channels be punctured.

IPC Classes  ?

  • H04W 16/14 - Spectrum sharing arrangements
  • H04L 1/00 - Arrangements for detecting or preventing errors in the information received
  • H04L 5/00 - Arrangements affording multiple use of the transmission path

56.

Synchronous Rectifier Scheme to Avoid Cross-conduction in a Fly-Back Converter

      
Application Number 19057822
Status Pending
Filing Date 2025-02-19
First Publication Date 2025-06-12
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Brahmbhatt, Viral Kishorkumar
  • Khamesra, Arun

Abstract

A fly-back converter and a synchronous-rectifier (SR) controller therefor are provided to eliminate cross-conduction between a power switch on the primary side of a transformer and a SR field effect transistor (FET) on the secondary side of the transformer when operating in continuous conduction mode. Generally, the SR controller comprises a SR sense pin coupled to a drain of the SR FET, and a gate driver coupled to control a gate of the SR FET. A negative-sensing (NSN) comparator is coupled to the SR sense pin and is operable to generate a turn-on signal for the gate driver based on a voltage on the SR sense pin. A zero-crossing detector (ZCD) comparator is coupled to the SR sense pin and is operable to generate a turn-off signal for the gate driver based on the voltage on the SR sense pin. The SR controller is operable to turn off the SR FET without turn-on information of the power switch received from the primary side controller.

IPC Classes  ?

  • H02M 3/335 - Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
  • H02M 1/44 - Circuits or arrangements for compensating for electromagnetic interference in converters or inverters

57.

Puncturing Request Signaling for Facilitating BT-BLE Co-Existence with Wi-Fi

      
Application Number 18532353
Status Pending
Filing Date 2023-12-07
First Publication Date 2025-06-12
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Taori, Rakesh
  • Uin, Kiran

Abstract

A system and method are provided for co-existence in a co-located device including a wireless local area network (WLAN) radio and a wireless personal area network (WPAN) radio. Generally, the method includes using a WPAN side of the co-located device, notifying a WLAN side of latency sensitive traffic (LST) for the WPAN radio. The WLAN side then identifies a number of punctured sub-channels in a plurality of channels used in a basic service set (BSS) to communicate with the WLAN radio, and instructs the WPAN side over which of the number of punctured sub-channels to transmit using the WPAN radio. The WPAN radio then transmits the LST over the number of punctured sub-channels to eliminate interference between the WPAN radio and concurrent communications with the WLAN radio in the BSS.

IPC Classes  ?

  • H04L 1/00 - Arrangements for detecting or preventing errors in the information received
  • H04L 5/00 - Arrangements affording multiple use of the transmission path
  • H04W 60/04 - Affiliation to network, e.g. registrationTerminating affiliation with the network, e.g. de-registration using triggered events
  • H04W 84/12 - WLAN [Wireless Local Area Networks]

58.

METHODS, DEVICES AND SYSTEMS FOR ADDING DEVICES TO A WIRELESS NETWORK

      
Application Number 18532971
Status Pending
Filing Date 2023-12-07
First Publication Date 2025-06-12
Owner Cypress Semiconductor Corporation (USA)
Inventor Luo, Hui

Abstract

A method can include, by operation of a first wireless device, in response to detecting a user input at the first wireless device, transmitting a first wireless message. In response to receiving a second wireless message, a determination can be made that an intermediate device is within a predetermined proximity. A sharing message can be received that includes a secret value. In response to receiving an exchange message, a determination can be made that a second wireless device stores the secret value. An operation can be executed to add the first or second wireless device to a wireless network that includes transmission of provisioning messages having the address corresponding to the second wireless device. Corresponding devices and systems are disclosed.

IPC Classes  ?

59.

SYSTEMS, METHODS, AND DEVICES FOR WIRELESS COEXISTENCE ENHANCEMENT USING FREQUENCY HOPPING

      
Application Number 18530196
Status Pending
Filing Date 2023-12-05
First Publication Date 2025-06-05
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Taori, Rakesh
  • Uln, Kiran

Abstract

Systems, methods, and devices provide improved coexistence of collocated transceivers. Methods include identifying, using one or more processing elements, wireless activity associated with a first transceiver, the first transceiver being collocated with a second transceiver, and generating, using the one or more processing elements, a puncture pattern for the first transceiver based, at least in part, on the identified wireless activity, the puncture pattern identifying an unused plurality of sub-channels of the first transceiver. Methods also include generating, using the one or more processing elements, a hopping pattern for the second transceiver based, at least in part, on the puncture pattern, the hopping pattern identifying a sequence of sub-channels used by the second transceiver for wireless activity, and the hopping pattern including at least some of the plurality of sub-channels identified by the puncture pattern.

IPC Classes  ?

  • H04L 5/00 - Arrangements affording multiple use of the transmission path
  • H04L 1/00 - Arrangements for detecting or preventing errors in the information received
  • H04L 1/1607 - Details of the supervisory signal

60.

POWER ADAPTER POWER DELIVERY

      
Application Number 18523658
Status Pending
Filing Date 2023-11-29
First Publication Date 2025-05-29
Owner Cypress Semicondutor Corporation (USA)
Inventor
  • Kankanala, Ramesh
  • Venigalla, Ramakrishna
  • Mazumder, Shaon
  • Jit, Amrit Kumar

Abstract

In an embodiment, a method for operating a USB-PD power adaptor comprises operating a first buck circuit comprising a first switch connected between a supply voltage terminal and a first USB port based on a first target voltage and a supply voltage at the supply voltage terminal, responsive to the first target voltage being less than the supply voltage plus an offset voltage, operating the first buck circuit in a variable-buck-input mode to control the first switch according to a first duty cycle based on the first target voltage and the supply voltage to generate the first target voltage at the first USB port, and responsive to the first target voltage being equal to the supply voltage plus the offset voltage, operating the first buck circuit in a buck-bypass mode to maintain an on state of the first switch to generate the first target voltage at the first USB port.

IPC Classes  ?

  • H02M 3/335 - Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
  • H02M 1/08 - Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters

61.

BLUETOOTH LOW ENERGY BASED WIRELESS AIR-TIME MANAGEMENT SYSTEM

      
Application Number 18511614
Status Pending
Filing Date 2023-11-16
First Publication Date 2025-05-22
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Mysore, Manamohan
  • Sridharan, Arvind
  • Zhodzishsky, Victor
  • Krymmer, Cyrill

Abstract

Disclosed are techniques to setup and use a BLE based wireless network between central devices of multiple piconets to exchange information to coordinate air-time usage by the piconets of the central devices. The information exchanged may include channel maps that indicate frequency channels that are available for use by the respective piconets, slot availability masks that indicate future air-time slots for use by the respective piconets based on a common time reference, and other meta information used to coordinate regulation of air-time usage. The multiple central devices may collaboratively regulate their respective air-time usage based on the exchanged information to reduce the potential for air-time clash. In one aspect, the central devices may use the periodic advertising with response (PAwR) protocol in BLE to exchange future air-time usage information. The timing of periodic advertising packets may provide a time reference for the multiple central devices to coordinate their air-time usage.

IPC Classes  ?

  • H04W 74/0816 - Non-scheduled access, e.g. ALOHA using carrier sensing, e.g. carrier sense multiple access [CSMA] with collision avoidance
  • H04W 74/04 - Scheduled access
  • H04W 74/08 - Non-scheduled access, e.g. ALOHA

62.

SPECTRAL AND SPATIAL STITCHING FOR RADIO FREQUENCY SENSING

      
Application Number 18514687
Status Pending
Filing Date 2023-11-20
First Publication Date 2025-05-22
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Santra, Avik
  • Uln, Kiran
  • Taori, Rakesh
  • Lyons, Niall
  • Pandey, Ashutosh

Abstract

Methods and systems for communication and sensing systems. The disclosed method includes, among other things, responsive to receiving a plurality of channel frequency response (CFR) measurements from an antenna operating at a low-bandwidth range, generating a channel state information (CSI) across a high-bandwidth range based on the plurality of CFR measurements and determining, based on the CSI, a Doppler shift across the high-bandwidth range.

IPC Classes  ?

  • H04B 7/06 - Diversity systemsMulti-antenna systems, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station
  • H04B 7/01 - Reducing phase shift

63.

LE CONNECTED ISOCHRONOUS CHANNELS LATENCY IMPROVEMENTS

      
Application Number 18510989
Status Pending
Filing Date 2023-11-16
First Publication Date 2025-05-22
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Rangineni, Balasubramanyam
  • Gupta, Rohit

Abstract

Disclosed are techniques to temporarily deactivate or activate the ACL link associated with an isochronous link between a central and a peripheral device of a BLE piconet. The central and peripheral devices may agree to enter into an ACL parked mode after an isochronous link is established between the devices. In the parked mode, the ACL link is in a dormant state without any ACL events. If the central or the peripheral device wants to activate the ACL link to transmit one or more control or data packets, the device may use a CIS subevent on the isochronous link to transmit an LL control PDU. The LL control PDU may contain ACL timing information that specifies the timing of the future ACL event. The device may specify the ACL timing information to avoid or reduce chances of collisions of the future ACL event with CIS packets on the isochronous link.

IPC Classes  ?

  • H04W 76/27 - Transitions between radio resource control [RRC] states
  • H04W 84/18 - Self-organising networks, e.g. ad hoc networks or sensor networks

64.

Switchable NMOS-CMOS voltage-controlled oscillator (VCO) with shared inductor-capacitor (LC) tank

      
Application Number 18511570
Grant Number 12388401
Status In Force
Filing Date 2023-11-16
First Publication Date 2025-05-22
Grant Date 2025-08-12
Owner Cypress Semiconductor Corporation (USA)
Inventor Myers, Edward Daniel

Abstract

A voltage-controlled oscillator (VCO) includes a cross-coupled differential pair of n-type metal-oxide semiconductor (NMOS) transistors. The VCO further includes an inductor-capacitor (LC) tank circuit coupled to the cross-coupled differential pair of NMOS transistors. The VCO further includes cross-coupled pairs of complementary MOS (CMOS) transistors selectively coupled to the LC tank circuit.

IPC Classes  ?

  • H03B 5/12 - Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device

65.

Digital phase-locked loops

      
Application Number 18513157
Grant Number 12335361
Status In Force
Filing Date 2023-11-17
First Publication Date 2025-05-22
Grant Date 2025-06-17
Owner Cypress Semiconductor Corporation (USA)
Inventor Karman, Saleh

Abstract

A digital phase-locked loop includes a first clock divider, a decimation filter, a proportional integral filter, a signal conditioner, and a digitally controlled oscillator. The first clock divider divides a first clock signal including a first clock rate to generate a second clock signal including a second clock rate less than the first clock rate. The decimation filter converts an input signal at the first clock rate to an output signal at the second clock rate. The proportional integral filter filters the output signal at the second clock rate to generate a filtered output signal. The signal conditioner conditions the filtered output signal at the second clock rate to generate a conditioned output signal. The digitally controlled oscillator generates a carrier clock signal in response to the conditioned output signal.

IPC Classes  ?

  • H04L 7/033 - Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal- generating means, e.g. using a phase-locked loop

66.

EMBEDDED ENABLEMENT FOR OPTIMAL GAIN-MASK MACHINE LEARNING, AUDIO CHANNEL-BASED SIGNAL ENHANCEMENT

      
Application Number 18506434
Status Pending
Filing Date 2023-11-10
First Publication Date 2025-05-15
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Dubey, Anand
  • Pal, Monisankha
  • Wada, Ted
  • Ramanathan, Arvind
  • Pandey, Ashutosh

Abstract

A system includes memory storing instructions and a processing device coupled to the memory. The processing device executes the instructions to: receive a noisy audio signal from an audio receiver; pass the noisy audio signal through a deep neural network (DNN) model to generate a mask of a magnitude spectrogram of the noisy audio signal; retrieve a clean-only audio spectra and a noise-only spectra of one or more frequencies that exist within the noisy audio signal; generate a loss function as a combination of the clean-only audio spectra multiplied by the mask and the noise-only spectra multiplied by the mask; and train the DNN model while minimizing the loss function to generate a trained DNN model useable in audio noise suppression and dereverberation.

IPC Classes  ?

  • G10L 21/0232 - Processing in the frequency domain
  • G10L 21/0208 - Noise filtering
  • G10L 25/18 - Speech or voice analysis techniques not restricted to a single one of groups characterised by the type of extracted parameters the extracted parameters being spectral information of each sub-band
  • G10L 25/30 - Speech or voice analysis techniques not restricted to a single one of groups characterised by the analysis technique using neural networks

67.

PERFORMING POOLING OPERATIONS

      
Application Number 18932176
Status Pending
Filing Date 2024-10-30
First Publication Date 2025-05-15
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Bhatt, Vijay Deep
  • Pandey, Ashutosh

Abstract

A coprocessor of a processing device used to perform pooling operations. The disclosed coprocessor, among other things, receives an activation tensor of a neural network model. The coprocessor applies a pooling window to the activation tensor. The coprocessor reads, from a memory device, a plurality of memory locations. For each memory location, the coprocessor stores a value from a respective memory location associated with a channel of the activation tensor to a corresponding buffer of a set of buffers. Responsive to determining a number of values in each buffer of the set of buffers matches a number of values within the pooling window applied to the activation tensor performing, for each buffer using its values, a pooling operation.

IPC Classes  ?

  • G06N 3/063 - Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
  • G06N 3/08 - Learning methods

68.

Determining distances between broadcasting devices and receiving devices

      
Application Number 17342371
Grant Number 12302279
Status In Force
Filing Date 2021-06-08
First Publication Date 2025-05-13
Grant Date 2025-05-13
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Zand, Pouria
  • Wihardja, James

Abstract

A system includes a broadcasting device and one or more receiving devices. The broadcast device is to broadcast an broadcast message to a set of receiving devices, wherein the broadcast message indicates that a broadcasting device is available for connection. The broadcasting device is also to receive, from a receiving device a response messages based on the broadcast message. The broadcasting device is further to determine a distance between the broadcasting device and the receiving device.

IPC Classes  ?

  • H04W 64/00 - Locating users or terminals for network management purposes, e.g. mobility management
  • G01S 5/02 - Position-fixing by co-ordinating two or more direction or position-line determinationsPosition-fixing by co-ordinating two or more distance determinations using radio waves
  • H04W 72/0446 - Resources in time domain, e.g. slots or frames
  • H04W 72/30 - Resource management for broadcast services

69.

Peak detector circuit and an electronics system that includes the peak detector circuit

      
Application Number 18501668
Grant Number 12298330
Status In Force
Filing Date 2023-11-03
First Publication Date 2025-05-08
Grant Date 2025-05-13
Owner CYPRESS SEMICONDUCTOR CORPORATION (USA)
Inventor Smith, Nicholaus

Abstract

A peak detector circuit includes: a single operational amplifier having a non-inverting input, an inverting input, and an output; an output capacitor; a first diode having an anode electrically coupled to the output of the single operational amplifier and a cathode electrically coupled to the output capacitor; an RC feedback network electrically coupled between the output capacitor and the inverting input of the single operational amplifier; and a second diode having an anode electrically coupled to the inverting input of the single operational amplifier and a cathode electrically coupled to the anode of the first diode. An electronics system that includes the peak detector circuit is also described.

IPC Classes  ?

  • G01R 19/04 - Measuring peak values of AC or of pulses
  • H02J 50/10 - Circuit arrangements or systems for wireless supply or distribution of electric power using inductive coupling

70.

CHARGING SYSTEM AND METHOD

      
Application Number 18608672
Status Pending
Filing Date 2024-03-18
First Publication Date 2025-05-08
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Yao, Tsan-Feng
  • Zhang, Zaiqiang
  • Chih, Chien Cheng
  • Liu, Tzu Wei
  • Wu, Jhong Yang
  • Lin, Chuan-Yu

Abstract

In an embodiment of the techniques presented herein, a charging system includes an input port, a wireless charging unit, having a magnetic charging interface, and a wireless charging controller configured to generate a magnetic charging signal at the magnetic charging interface based on a first connection state of the magnetic charging interface, and a universal serial bus power delivery (USB-PD) power adaptor, having an output port, and a USB-PD controller configured to deliver power to the output port, wherein a first portion of available power at the input port is allocated to the wireless charging unit for generating the magnetic charging signal responsive to the first connection state indicating a connected device, and a second portion of the available power at the input port is allocated to the USB-PD adaptor based on the first portion allocated to the wireless charging unit.

IPC Classes  ?

  • H02J 50/10 - Circuit arrangements or systems for wireless supply or distribution of electric power using inductive coupling
  • H02J 7/00 - Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries

71.

GENERATING BALANCED DATA SETS FOR SPEECH-BASED DISCRIMINATIVE TASKS

      
Application Number 18499953
Status Pending
Filing Date 2023-11-01
First Publication Date 2025-05-01
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Smyth, Aidan
  • Pandey, Ashutosh
  • Yin, Yue
  • Wada, Ted

Abstract

Methods and systems for generating balanced data sets for speech-based discriminative tasks. The disclosed method includes, among other things, generating, based on a plurality of natural speech recordings, a synthetic speech data set, modifying, based on language science resources, the synthetic speech data set, and generating, based on the modified synthetic speech data set and the plurality of natural speech recordings, a balanced data set for training a discriminative model to perform a speech-based discriminative task.

IPC Classes  ?

  • G10L 15/06 - Creation of reference templatesTraining of speech recognition systems, e.g. adaptation to the characteristics of the speaker's voice
  • G10L 13/033 - Voice editing, e.g. manipulating the voice of the synthesiser
  • G10L 15/02 - Feature extraction for speech recognitionSelection of recognition unit

72.

METHODS, DEVICES AND SYSTEMS FOR AUTHENTICATION OF DEVICES TO A WIRELESS NETWORK WITH MULTI-PART PASSPHRASES

      
Application Number 18424506
Status Pending
Filing Date 2024-01-26
First Publication Date 2025-05-01
Owner Cypress Semiconductor Corporation (USA)
Inventor Luo, Hui

Abstract

A method can include, by operation of a first wireless device, storing a first passphrase comprising a common password and a specific password, transforming the common password into a first finite field (FF) element and the specific password into a second FF element. A first key can be generated using a received third scalar value and third FF element. A commit message can be transmitted with a portion encrypted with the first key. In response to receiving a fourth scalar value and a fourth FF element, generating a second key using at least the fourth scalar value and the fourth FF element, and transmitting a second wireless message with a portion encrypted with the second key. In response to validating a received confirmation message using the second key, establishing encryption keys for a wireless connection using at least the second key. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • H04W 12/041 - Key generation or derivation
  • H04L 9/30 - Public key, i.e. encryption algorithm being computationally infeasible to invert and users' encryption keys not requiring secrecy
  • H04W 12/0431 - Key distribution or pre-distributionKey agreement
  • H04W 12/06 - Authentication
  • H04W 12/106 - Packet or message integrity

73.

SYSTEMS, METHODS, AND DEVICES FOR WIRELESS MEDIUM RESERVATION MITIGATION USING CHANNEL SWITCHING ANNOUNCEMENT

      
Application Number 18490382
Status Pending
Filing Date 2023-10-19
First Publication Date 2025-04-24
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Lee, Hyun Jong
  • Lee, Chi Woo
  • Kim, Heok Je
  • Kim, Young San

Abstract

Systems, methods, and devices improve medium usage by wireless devices. Methods include determining, using one or more processing elements, a wireless channel switch operation should be performed by a first wireless device and a second wireless device communicating using a first wireless channel, and identifying, using the one or more processing elements, one or more mitigation operations based on data packet activity associated with the wireless channel. Methods further include generating, using the one or more processing elements, a mitigation signal responsive to identifying medium reservation activity within the data packet activity, and initiating, using the one or more processing elements, the wireless channel switch operation to switch to a second wireless channel.

IPC Classes  ?

  • H04W 36/06 - Reselecting a communication resource in the serving access point
  • H04W 28/08 - Load balancing or load distribution
  • H04W 28/20 - Negotiating bandwidth
  • H04W 36/30 - Reselection being triggered by specific parameters by measured or perceived connection quality data
  • H04W 72/0453 - Resources in frequency domain, e.g. a carrier in FDMA

74.

FRAMEWORK FOR SUPPORT OF LIMITED-FUNCTION INTERNET-OF-THINGS (IOT) WIRELESS DEVICES

      
Application Number 18414985
Status Pending
Filing Date 2024-01-17
First Publication Date 2025-04-24
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Taori, Rakesh
  • Uln, Kiran
  • Gorthi, Hemamali
  • Mukherjee, Suprojit

Abstract

A wireless device includes a front end and a processor coupled to the front end. The processor is to initiate, via the front end, association of the wireless device with an anchor wireless device to communicate with the anchor wireless device. The processor is further to cause the front end to transmit, to the anchor wireless device, management frames including a plurality of bits that specify physical layer (PHY) capabilities. The plurality of bits includes a particular bit that indicates whether the wireless device is an Internet-of-things (IoT) device.

IPC Classes  ?

  • H04W 8/22 - Processing or transfer of terminal data, e.g. status or physical capabilities
  • H04B 7/06 - Diversity systemsMulti-antenna systems, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station
  • H04L 1/00 - Arrangements for detecting or preventing errors in the information received
  • H04L 5/00 - Arrangements affording multiple use of the transmission path

75.

High speed passive serial configuration of FPGA by MCU using quad or octal SPI flash

      
Application Number 18440653
Grant Number 12386775
Status In Force
Filing Date 2024-02-13
First Publication Date 2025-04-17
Grant Date 2025-08-12
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Narayanasamy, Rajagopal
  • Nair, Ashwin
  • Mishra, Sanat Kumar

Abstract

A system to perform high speed passive serial configuration of an FPGA is disclosed. The system includes an MCU that includes an interface, an FPGA coupled to the MCU over the interface, and a flash memory coupled to the MCU and to the FPGA over the interface. The flash memory includes MCU firmware for the MCU and FPGA configuration data for the FPGA. To perform passive serial configuration of the FPGA, the MCU is operable to at least: configure the flash memory to an input/output (IO) mode, place the FPGA in a configuration mode, send a read command over the interface to the flash memory for the FPGA configuration data, and continuously provide a clock signal over the interface to the flash memory until the FPGA configuration data is entirely read.

IPC Classes  ?

76.

POWER SAVING TECHNIQUES FOR SUPPORTING DOWNLINK DATA BUFFER SIZE NEGOTIATION IN A TARGET WAKE TIME (TWT) PROTOCOL

      
Application Number 18488769
Status Pending
Filing Date 2023-10-17
First Publication Date 2025-04-17
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Luo, Hui
  • Taori, Rakesh

Abstract

Systems and methods described herein determine, by a processing device executing on a requesting station, a target wake time (TWT) buffer size, wherein the TWT buffer size indicates a buffer size to allocate at a responding station when the requesting station is in a sleep mode. The systems and methods insert, by the requesting station, a TWT buffer size request into a request message, wherein the TWT buffer size request comprises the TWT buffer size. In turn, the systems and methods transmit the request message from the requesting station to the responding station.

IPC Classes  ?

77.

RADIO TRANSMITTER

      
Application Number 18484242
Status Pending
Filing Date 2023-10-10
First Publication Date 2025-04-10
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Ponton, Davide
  • Petricli, Ibrahim
  • Zilio, Nicolo
  • Seebacher, David
  • Tham, Joo
  • Lipuma, Giuseppe
  • Altintas, Mustafa
  • Neaves, Philip

Abstract

A transmitter has a port configured to receive a transmit signal, a first power amplifier connected to the port, a second power amplifier connected to the port, a power supply switch configured to selectively couple one of a first supply voltage terminal or a second supply voltage terminal to one of a supply terminal of the first power amplifier or a supply terminal of the second power amplifier, a first antenna output terminal connected to the first power amplifier, a second antenna output terminal connected to the second power amplifier, and a control unit configured to control the power supply switch based on a transmitter power requirement to provide an amplified transmit signal based on the transmit signal at one of the first antenna output terminal or the second antenna output terminal.

IPC Classes  ?

  • H04B 1/00 - Details of transmission systems, not covered by a single one of groups Details of transmission systems not characterised by the medium used for transmission
  • H03F 3/21 - Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
  • H04B 1/44 - Transmit/receive switching

78.

METHODS, DEVICES AND SYSTEMS FOR SECURING WIRELESS SYSTEMS FROM INSIDER INFORMATION ATTACKS

      
Application Number 18611243
Status Pending
Filing Date 2024-03-20
First Publication Date 2025-04-10
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Ghanti, Abhik Chitta
  • Sampath, Vinoth
  • Luo, Hui
  • Ramakrishshnan, Ramanathan

Abstract

A method can include, by operation of a first wireless device, storing media access control (MAC) addresses for associated devices in first memory circuits of the first wireless device and receiving a wireless request protocol data unit (PDU) via wireless communication circuits. By operation of controller circuits of the first wireless device, determining if the MAC address of the request PDU matches a stored MAC address, and, in response to at least the MAC address of the request PDU matching a stored MAC address, ignoring the request PDU or not transmitting buffered data corresponding to a destination of the matching MAC address. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • H04W 12/128 - Anti-malware arrangements, e.g. protection against SMS fraud or mobile malware
  • H04W 84/12 - WLAN [Wireless Local Area Networks]

79.

PLURALITY OF BLUETOOTH CONTROLLERS WITH SINGLE PROTOCOL STACK

      
Application Number 18649276
Status Pending
Filing Date 2024-04-29
First Publication Date 2025-04-10
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Geetha Velumayil Sthanu, Ram Raja Kumar
  • Beggs, James
  • Sridharan, Arvind
  • Mysore, Manamohan

Abstract

A system includes a host and at least two Bluetooth controllers. The host is configured to execute a Bluetooth protocol stack. The at least two Bluetooth controllers are communicatively coupled to the host. Each Bluetooth controller is configured to wirelessly communicate with at least one respective external device.

IPC Classes  ?

  • H04W 76/15 - Setup of multiple wireless link connections
  • H04W 28/08 - Load balancing or load distribution
  • H04W 28/20 - Negotiating bandwidth
  • H04W 76/40 - Connection management for selective distribution or broadcast

80.

LIQUID TOLERANCE FOR SENSOR ARRAY OF CAPACITIVE SENSORS

      
Application Number 18476923
Status Pending
Filing Date 2023-09-28
First Publication Date 2025-04-10
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Mandziy, Vasyl
  • Karpin, Oleksandr
  • Kaur, Priyadeep
  • Banerjee, Amitava

Abstract

Techniques are provided for implementing liquid tolerance for a touch device. A sensor array of the touch device is scanned to generate response signals. In response to a response signal exceeding a touch threshold, a signal profile analysis is performed. The signal profile analysis includes sorting the response signals according to ascending order of delta positions to generate sorted signals. An extended vector of the sorted signals is formed. The extended vector of the sorted signals is analyzed using a fitted curve. In response to a feature of the fitted curve satisfying a criteria, the response signal is reported as a touch event. In response to the feature not satisfying the criteria, the response signal is rejected as a false touch.

IPC Classes  ?

  • G06F 3/041 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
  • G06F 3/044 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means

81.

DEVICES, SYSTEMS AND METHODS FOR THROUGHPUT ORIENTED ASSOCIATION WITH ACCESS POINT DEVICES

      
Application Number 18983710
Status Pending
Filing Date 2024-12-17
First Publication Date 2025-04-10
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Wang, Xianmin
  • Luo, Hui

Abstract

A method can include, by operation of an access point device (AP), between transmissions of a periodic beacon frame, communicating with each associated station devices (STAs), from communications with the STAs determining connection information for all associated STAs, and generating an information element (IE) that includes the connection information for all associated STAs. During a beacon transmission period, a beacon frame can be transmitted that includes a media access control (MAC) header, a frame body, and a frame check sequence. The frame body can include the IE. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • H04W 48/20 - Selecting an access point
  • H04W 48/10 - Access restriction or access information delivery, e.g. discovery data delivery using broadcasted information
  • H04W 72/542 - Allocation or scheduling criteria for wireless resources based on quality criteria using measured or perceived quality

82.

BIOMETRIC AUTHENTICATION

      
Application Number 18476565
Status Pending
Filing Date 2023-09-28
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kolych, Igor
  • Uln, Kiran

Abstract

A system includes a portable device and a wireless device. The portable device senses biometric information of a user. The wireless device includes a controller and a radio transceiver. The controller is configured to receive, via the radio transceiver, the biometric information sensed by the portable device and sense, via the wireless device, biometric information of the user corresponding to the biometric information sensed by the portable device. The controller is further configured to compare the biometric information sensed by the portable device to the biometric information sensed by the wireless device to obtain a first comparison result and authenticate the user in response to the first comparison result being less than a first threshold.

IPC Classes  ?

  • G06F 21/32 - User authentication using biometric data, e.g. fingerprints, iris scans or voiceprints
  • H04W 12/06 - Authentication

83.

TIRE FILLING SYSTEMS, DEVICES AND METHODS

      
Application Number 18477413
Status Pending
Filing Date 2023-09-28
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Evans, Bradley
  • Stopher, Nicholas
  • Lemense, Thomas
  • Merlock, Alan

Abstract

A method can include, by operation of a vehicle system, receiving tire profile data for each of a plurality of tires of the vehicle, calculating a target pressure for at least one tire using at least the tire profile data, establishing a wireless connection with a device separate from the vehicle system, and wirelessly transmitting the target pressure to the other device. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • B60S 5/04 - Supplying air for tyre inflation
  • B60C 23/04 - Signalling devices actuated by tyre pressure mounted on the wheel or tyre
  • B60C 25/00 - Apparatus or tools adapted for mounting, removing or inspecting tyres
  • G07C 5/08 - Registering or indicating performance data other than driving, working, idle, or waiting time, with or without registering driving, working, idle, or waiting time

84.

RADIO TRANSMITTER

      
Application Number 18478816
Status Pending
Filing Date 2023-09-29
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Karman, Saleh
  • Manente, Davide
  • Petricli, Ibrahim
  • Ponton, Davide

Abstract

A transmitter has an antenna port, a delay unit configured to receive and delay a transmit signal by a first phase amount to generate a first transmit signal component and delay the transmit signal a second phase amount to generate a second transmit signal component, a first power amplifier configured to amplify the first transmit signal component to generate a first amplified signal component, a second power amplifier configured to amplify the second transmit signal component to generate a second amplified signal component, a combiner configured to combine the first amplified signal component and the second amplified signal component to generate an output transmit signal at the antenna port, and a control unit configured to control the first phase amount and the second phase amount during a ramp interval to provide a phase difference between the first transmit signal component and the second transmit signal component.

IPC Classes  ?

85.

DEVICES, SYSTEMS AND METHODS FOR DETECTING AND LOCATING VEHICLE EVENTS, INCLUDING HAZARD EVENTS

      
Application Number 18477437
Status Pending
Filing Date 2023-09-28
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Evans, Bradley
  • Stopher, Nicholas

Abstract

A method can include wirelessly receiving sensor data from at least one vehicle system. By operation of vehicle processing circuits, a vehicle hazard event can be detected using at least the sensor data. In response to detecting the vehicle hazard event, event data for identifying the vehicle hazard event can be generated, time data for the detected vehicle hazard event can be determined, and geographic location data for the detected vehicle hazard event can be determined. By operation of vehicle wireless circuits, an event report can be wirelessly transmitted that includes event data and the geographic location data. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • B60C 23/04 - Signalling devices actuated by tyre pressure mounted on the wheel or tyre
  • G07C 5/00 - Registering or indicating the working of vehicles

86.

DEVICES, SYSTEMS AND METHODS FOR ADJUSTING VEHICLE SYSTEMS WHEN APPROACHING A ROAD EVENT, INCLUDING A HAZARD EVENT

      
Application Number 18477738
Status Pending
Filing Date 2023-09-29
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Evans, Bradley
  • Stopher, Nicholas

Abstract

A method can include by operation of wireless circuits of a vehicle, wirelessly receiving event data, including an event location; by operation of processing circuits of the vehicle, determining when the vehicle is within a predetermined proximity of the event location; in response to the vehicle being within proximity of the event location, automatically adjusting at least one system of the vehicle according to at least the event data. In response to the vehicle moving beyond the event location, the at least one system can be returned to a previous state or readjusted. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • G08G 1/0968 - Systems involving transmission of navigation instructions to the vehicle
  • B60W 10/06 - Conjoint control of vehicle sub-units of different type or different function including control of propulsion units including control of combustion engines
  • B60W 10/08 - Conjoint control of vehicle sub-units of different type or different function including control of propulsion units including control of electric propulsion units, e.g. motors or generators
  • B60W 10/184 - Conjoint control of vehicle sub-units of different type or different function including control of braking systems with wheel brakes
  • B60W 10/22 - Conjoint control of vehicle sub-units of different type or different function including control of suspension systems
  • B60W 30/02 - Control of vehicle driving stability
  • B60W 30/14 - Cruise control
  • B60W 50/14 - Means for informing the driver, warning the driver or prompting a driver intervention
  • H04W 4/40 - Services specially adapted for particular environments, situations or purposes for vehicles, e.g. vehicle-to-pedestrians [V2P]
  • H04W 4/80 - Services using short range communication, e.g. near-field communication [NFC], radio-frequency identification [RFID] or low energy communication

87.

METHODS, DEVICES AND SYSTEMS FOR DYNAMIC LIMITING OF AGGREGATE PACKET SIZE

      
Application Number 18477777
Status Pending
Filing Date 2023-09-29
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Munukutla, Sandeep Sarma
  • Mukherjee, Suprojit
  • Kencharla, Raghavendra
  • Sood, Ayush

Abstract

A method can include, by operation of first wireless circuits of a device, establishing a maximize size for aggregated packets received on a wireless medium; in response to second wireless circuits of the device using the medium, determining a received packet rate. In response to the received packet rate falling below a limit, the maximum size for aggregated packets received on the medium can be reduced. In response to at least the medium not being used by the second wireless circuits, the maximum size for aggregated packets received on the medium can be increased. The first wireless circuits can operate according to at least a first standard and the second wireless circuits operate according to at least a second standard. Corresponding devices and systems are also disclosed.

IPC Classes  ?

  • H04W 28/06 - Optimising, e.g. header compression, information sizing

88.

LATENCY IMPROVEMENTS FOR GAMING HIDs

      
Application Number 18477809
Status Pending
Filing Date 2023-09-29
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Mysore, Manamohan
  • Sridharan, Arvind
  • Zhodzishsky, Victor

Abstract

Disclosed are techniques to use existing BLE broadcast-based signaling protocols to achieve sub-1 ms peripheral-to-central latency even when multiple peripheral devices share the air-time. The techniques adapt existing BLE advertising or broadcast signaling protocols to efficiently allocate air-time to support frequent peripheral-to-central transmissions that are relatively short in duration and less frequent central-to-peripheral transmissions. A broadcast isochronous group (BIG) protocol may be used to reduce peripheral-to-central latency by aggregating broadcast isochronous streams (BIS) from peripheral devices into a BIG. A one-to-many broadcast event that may carry other broadcast data from the central device to the peripheral devices may be used for time synchronization by the peripheral devices and to configure time parameters of broadcast from the peripheral devices. A reverse many-to-one broadcast from the peripheral devices to the central device may be based on the time parameters. The techniques yield low peripheral-to-central latency and natively support encryption in a BLE controller.

IPC Classes  ?

89.

Power Aware Memory Allocation and Freeing

      
Application Number 18478425
Status Pending
Filing Date 2023-09-29
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor Bellad, Mahantesh Virupaxappa

Abstract

A method of memory allocation is disclosed. An allocation size of memory to allocate is determined. A first memory block is searched for based on the allocation size, where the first memory block is a free memory block. When the first memory block is not found, a first macro block in a memory device is searched for, where the first macro block is an available macro block. When the first macro block is found, the first macro block is powered on, and the first macro block is marked as occupied.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

90.

RADIO TRANSMITTER

      
Application Number 18478775
Status Pending
Filing Date 2023-09-29
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Seebacher, David
  • Padovan, Fabio
  • Ponton, Davide
  • Cherniak, Dmytro

Abstract

In an embodiment, a method includes connecting a first subset of a set of stages of a power amplifier to a supply voltage, connecting a second subset of the set of stages to a reference voltage different than the supply voltage, switching a third subset of the set of stages according to a switching frequency, assigning numbers of stages in the first subset, the second subset, and the third subset based on a power requirement of the power amplifier, and amplifying a transmit signal using the first subset, the second subset, and the third subset to generate an amplified transmit signal.

IPC Classes  ?

  • H04B 1/04 - Circuits
  • H03F 1/56 - Modifications of input or output impedances, not otherwise provided for
  • H03F 3/24 - Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages

91.

COMMUNICATION AND SENSING SYSTEM

      
Application Number 18478860
Status Pending
Filing Date 2023-09-29
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kolych, Igor
  • Rey, Claudio

Abstract

Methods and systems for communication and sensing systems. The disclosed method includes, among other things, transmitting, from a first wireless device of a plurality of wireless devices, a sensing signal, receiving, by a second wireless device of the plurality of wireless devices, a set of signals derived from the sensing signal, and determining, based on characteristics of the set of signals, a first distance to each object located near the first wireless device and the second wireless device.

IPC Classes  ?

  • G01S 13/08 - Systems for measuring distance only
  • G01S 13/931 - Radar or analogous systems, specially adapted for specific applications for anti-collision purposes of land vehicles

92.

CAPACITIVE SENSOR

      
Application Number 18375396
Status Pending
Filing Date 2023-09-29
First Publication Date 2025-04-03
Owner Cypress Semiconductor Corporation (USA)
Inventor Bharathan, Vibheesh

Abstract

One or more computing devices, systems, and/or methods are provided. In an example, a human machine interface comprises a guard sensor, a human input sensor adjacent the guard sensor, and a controller. The controller is configured to measure a first response of the guard sensor using a first sensing signal having a first frequency, measure a second response of the guard sensor using a second sensing signal having a second frequency, configure a sensor frequency of the human input sensor based on the first response of the guard sensor and the second response of the guard sensor, measure a first response of the human input sensor using the sensor frequency, and identify a touch event on the human input sensor based on the first response of the human input sensor.

IPC Classes  ?

  • G06F 3/041 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
  • G06F 3/044 - Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means

93.

UNIVERSAL SERIAL BUS POWER DELIVERY (USB-PD)

      
Application Number 18475001
Status Pending
Filing Date 2023-09-26
First Publication Date 2025-03-27
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Khamesra, Arun
  • Rai, Hariom
  • Tan, Soon Hwei

Abstract

A method of operating a Universal Serial Bus Power Delivery (USB-PD) power converter includes responsive to detecting an absence of a load device sending a low power mode signal from a secondary-side controller, coupled to control a secondary-side of the USB-PD power converter, to a primary-side controller coupled to control a primary-side of the USB-PD power converter, and transitioning the secondary-side controller from a secondary-side active mode to a secondary-side low power mode, transitioning the primary-side controller from a primary-side active mode to a primary-side low power mode responsive to receiving the low power mode signal, responsive to detecting a connection of the load device sending an active mode signal from the secondary-side controller to the primary-side controller, and transitioning the secondary-side controller from the secondary-side low power mode to the secondary-side active mode, and transitioning the primary-side controller from the primary-side low power mode to the primary-side active mode.

IPC Classes  ?

  • G06F 1/26 - Power supply means, e.g. regulation thereof
  • G06F 13/42 - Bus transfer protocol, e.g. handshakeSynchronisation

94.

ENHANCED COEXISTENCE IN MULTI LINK SCENARIOS OF WLAN PROTOCOLS

      
Application Number 18475425
Status Pending
Filing Date 2023-09-27
First Publication Date 2025-03-27
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Mukherjee, Suprojit
  • Munukutla, Sandeep Sarma
  • Kencharla, Raghavendra
  • Sood, Ayush

Abstract

A system and method for improving coexistence of multilink devices using WLAN protocols. The method includes operating, by a processing device, a first radio of a plurality of radios of a multi-link (ML) device to communicate on a first frequency band with a networking device. The method includes determining a future time interval for a different radio of a communication device to communicate in the first frequency band. The method includes determining a potential interference or an actual interference between the first radio of the plurality of radios and the different radio based on the future time interval of the different radio. The method includes preventing the first radio from communicating in the first frequency during one or more portions of the future time interval to reduce the potential interference or the actual interference.

IPC Classes  ?

  • H04W 72/12 - Wireless traffic scheduling
  • H04W 88/06 - Terminal devices adapted for operation in multiple networks, e.g. multi-mode terminals

95.

LIST SEARCH

      
Application Number 18609754
Status Pending
Filing Date 2024-03-19
First Publication Date 2025-03-27
Owner Cypress Semiconductor Corporation (USA)
Inventor Hameed, Muhammad

Abstract

A memory stores an item list in first words and second words such that each first word stores a first portion of two different list items and each second word stores a second portion of the two different list items. Control logic is configured to compare a first portion of a search item to the first portion of each list item in each first word; in response to the first portion of the search item matching a first portion in a first word, determine the first word is a matching first word; compare a second portion of the search item to the second portion of each list item stored in each second word corresponding to each matching first word; and in response to the second portion of the search item matching a second portion of a list item in a second word, determine the search item matches the list item.

IPC Classes  ?

96.

Time synchronization in wireless networks

      
Application Number 18467878
Grant Number 12425993
Status In Force
Filing Date 2023-09-15
First Publication Date 2025-03-20
Grant Date 2025-09-23
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Tsunashima, Nobuaki
  • Kumise, Shuji
  • Wihardja, James
  • Zhodzishsky, Victor

Abstract

Implementations disclosed describe numerous techniques and systems facilitating synchronous actions in wireless networks that have a central device (CD) and multiple peripheral devices (PDs) communicating wirelessly with the CD. The CD communicates one or more messages to the PDs and various PDs determine, using communicated messages, a time of a synchronous action to be performed by the PDs. The synchronous action includes an interaction of a respective PD with one or more associated devices communicatively coupled with the PD. Upon completion of the synchronous action, the PDs may transmit data generated by the PDs, or by the one or more associated devices, in connection with the synchronous action.

IPC Classes  ?

  • H04W 56/00 - Synchronisation arrangements
  • H04W 4/80 - Services using short range communication, e.g. near-field communication [NFC], radio-frequency identification [RFID] or low energy communication
  • H04W 76/15 - Setup of multiple wireless link connections

97.

SHARED CONNECTIVITY MANAGER (SCM) OPERATES IN LOW POWER AND HIGH PERFORMANCE MODE

      
Application Number 18471020
Status Pending
Filing Date 2023-09-20
First Publication Date 2025-03-20
Owner Cypress Semicon ductor Corporation (USA)
Inventor
  • Periyaeluvan, Rakesh Eluvan
  • Shah, Vikas Dineshkumar

Abstract

Implementing a program such as a network connectivity manager in high-performance or low-power mode. The method may include a first microcontroller unit (MCU) receiving a first message while implementing a program in active mode. The first MCU generates and sends a first inter processor communication (IPC) message to a second MCU in response to the first MCU receiving the first message. The first MCU transitions from active mode to sleep mode after the first MCU sends the first IPC message to the second MCU. The second MCU transitions from sleep mode to active mode in response to the second MCU receiving the first IPC message. The second MCU implements the program after transitioning to active mode. The first MCU is in sleep mode while the second MCU implements the program. The second MCU consumes more power operating in active mode than the first MCU consumes while operating in active mode.

IPC Classes  ?

  • G06F 1/3209 - Monitoring remote activity, e.g. over telephone lines or network connections
  • G06F 1/3234 - Power saving characterised by the action undertaken
  • G06F 1/324 - Power saving characterised by the action undertaken by lowering clock frequency

98.

PRECISE PROXIMITY OBJECT DETECTION FOR CAPACITIVE SENSING

      
Application Number 18463896
Status Pending
Filing Date 2023-09-08
First Publication Date 2025-03-13
Owner CYPRESS SEMICONDUCTOR CORPORATION (USA)
Inventor
  • Mandziy, Vasyl
  • Maharyta, Andriy
  • Karpin, Oleksandr
  • Krekhovetskyy, Mykhaylo
  • Healy, Mark

Abstract

An integrated circuit includes a capacitive sensing circuit to receive signal values associated with a proximity distance to an object. A pair of low pass filters (LPFs) are coupled in parallel to the capacitive sensing circuit and include a first LPF configured with a low filtering rate and a second LPF configured with high filtering rate that is higher than that of the low filtering rate. Control logic is coupled to the pair of LPFs and estimates the proximity distance based on one or more filtered signal values received from the pair of LPFs. The logic causes the second LPF to filter the signal values while the proximity distance remains unchanged. The logic detects a change in the proximity distance beyond a threshold value. The logic causes the first LPF to filter a subsequent signal value received from the capacitive sensing circuit based on detecting the change.

IPC Classes  ?

  • G01V 3/08 - Electric or magnetic prospecting or detectingMeasuring magnetic field characteristics of the earth, e.g. declination or deviation operating with magnetic or electric fields produced or modified by objects or geological structures or by detecting devices
  • G01V 3/38 - Processing data, e.g. for analysis, for interpretation or for correction

99.

DEVICES, SYSTEMS AND METHODS FOR ACTIVATING SECOND WIRELESS DEVICE TO MITIGATE AGGRESSIVE MEDIUM OCCUPIER

      
Application Number 18465884
Status Pending
Filing Date 2023-09-12
First Publication Date 2025-03-13
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Kim, Young San
  • Lee, Hyun Jong
  • Woo, Jeong Won

Abstract

A method can include, by operation of a first wireless device operating on a channel of a wireless network, determining if another wireless device, operating outside of the wireless network, is interfering with operations of the first wireless device on the channel. In response to determining that another wireless device is interfering with operations, activating a second wireless device to execute a mitigation operation to improve the first wireless device access to the channel. Following the activation of the second wireless device, in response to the first wireless device determining that the other wireless device is not interfering with its operations, deactivating the second wireless device. Corresponding devices and systems are also disclosed.

IPC Classes  ?

100.

WIRELESS SENSING

      
Application Number 18424442
Status Pending
Filing Date 2024-01-26
First Publication Date 2025-03-13
Owner Cypress Semiconductor Corporation (USA)
Inventor
  • Lyons, Niall
  • Santra, Avik
  • Uln, Kiran
  • Taori, Rakesh
  • Ramanna, Vikram Kumar
  • Pandey, Ashutosh

Abstract

The present disclosure provides an approach that captures one or more wireless signals in a geographic area. Each one of the one or more wireless signals includes channel state information (CSI) data. The present disclosure produces a channel state information (CSI) representation based on the CSI data that indicates multiple channel responses corresponding to the one or more wireless signals. The present disclosure filters the CSI representation to remove at least one of the channel responses that correspond to a stationary object within the geographic area to produce a filtered CSI representation. The present disclosure predicts a presence of a moving object within the geographic area based on the filtered CSI representation.

IPC Classes  ?

  • H04W 64/00 - Locating users or terminals for network management purposes, e.g. mobility management
  • H04B 7/06 - Diversity systemsMulti-antenna systems, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station
  • H04B 17/391 - Modelling the propagation channel
  1     2     3     ...     21        Next Page