|
2025
|
Invention
|
Dividing a chip design flow into sub-steps using machine learning.
A method includes generating ... |
|
|
Invention
|
Graph-based visualization of waypoint for detecting design error in integrated circuit design. A ... |
|
|
Invention
|
Generating hardware description language slices to provide context for violations. Analysis may b... |
|
|
Invention
|
Fetch block-based branch prediction. A computer-implemented method of predicting a branch directi... |
|
|
Invention
|
Fetch block-based branch prediction.
A computer-implemented method of predicting a branch direct... |
|
|
Invention
|
Memory cell noise protection via bidirectional threshold switching devices. A memory device may i... |
|
|
Invention
|
Virtual machine execution with heterogenous host and virtual machine instruction set architecture... |
|
|
Invention
|
Scalable distributed environment for reset domain crossing analysis and interactive debug.
An in... |
|
2024
|
Invention
|
Generating violation waivers for static lint check.
In one example, a method includes converting... |
|
|
Invention
|
Graph-based visualization of waypoint for detecting design error in integrated circuit design.
A... |
|
|
Invention
|
Media access control (mac) to physical coding sublayer (pcs) data rate synchronization circuitry.... |
|
|
Invention
|
Recursive doubling decision feedback equalizer. A circuit may include a first circuit, a second c... |
|
|
Invention
|
Combined serial and concurrent fault simulation.
Systems and methods for fault simulation are pr... |
|
|
Invention
|
Generating hardware description language slices to provide context for violations.
Analysis may ... |
|
|
Invention
|
Digital calibration of non-linearity in a programmable clock phase circuit. A system and method f... |
|
|
G/S
|
Computer hardware, namely, customizable microprocessor cores; downloadable computer software deve... |
|
|
Invention
|
Preemptive stoppage of design clocks for processing blocking direct programming interface calls. ... |
|
|
Invention
|
Intelligent replay of simulation on modified constraint random testbench. In an example, a pre-so... |
|
|
Invention
|
Local oxidation for three-dimensional dynamic random access memory transistor.
A method may incl... |
|
|
Invention
|
Memory cell noise protection via bidirectional threshold switching devices.
A memory device may ... |
|
|
Invention
|
Connectivity controller with enhanced throughput in an embedded system. A computing system includ... |
|
|
G/S
|
Downloadable computer software for electronic design
automation; downloadable computer software ... |
|
|
Invention
|
Neighborhood built-in self-test noise generation. Built-in self-test (BIST) may be run on a set o... |
|
|
Invention
|
Dual-error correcting code (ecc) for metadata in memory system. Error correcting first uncorrecte... |
|
|
Invention
|
Configurable delay chain. An integrated circuit includes a configurable delay chain, which contai... |
|
|
Invention
|
Gray code counter enabled to increment by greater than one. A Gray code counter is enabled to inc... |
|
|
Invention
|
Supply voltage droop detector. th time-to-digital convert unit. The data terminal of the flip-flo... |
|
|
Invention
|
Memory with hybrid write assist scheme. A method and circuit are provided for maintaining an oper... |
|
2023
|
G/S
|
Downloadable computer software for electronic design automation; downloadable computer software f... |
|
|
Invention
|
Dynamically configurable system-on-chip network. A device includes a processing device, a set of ... |
|
|
Invention
|
Dynamic nand sensing for a memory read operation. A circuit includes a first PMOS having a source... |
|
|
Invention
|
Integrated circuit test pattern interleaving. At least one processor may obtain a plurality of te... |
|
|
Invention
|
Negative discharge circuit. A circuit includes a control circuit branch and a discharge circuit b... |
|
|
Invention
|
Half static random access memory (sram) cell. An example is a method. A first logical value is wr... |
|
|
Invention
|
Non-retention mode leakage reduction without impacting the cell content in the retention mode. Te... |
|
|
Invention
|
Interposer routing for universal chiplet interconnect express™ channels by partitioning into subc... |
|
|
Invention
|
Thermal aware timing analysis.
In some aspects, timing metrics for timing paths of a circuit des... |
|
|
Invention
|
Creating scanning plans for improving accuracy and resolution of optical wafer inspection. A circ... |
|
|
Invention
|
Cloud enabled hardware simulation with smart reuse of historical data. A method includes receivin... |
|
|
Invention
|
Resonance mitigation for a system-on-chip memory subsystem. A processing device identifies a repe... |
|
2022
|
Invention
|
Performing time-efficient clock engineering change orders (eco). Methods and apparatus for obtain... |
|
|
Invention
|
Machine-learning model for circuit design requirements verification. A method or system for proce... |
|
|
Invention
|
Simultaneous multi-scenario static noise analysis. A computer-implemented method for performing s... |
|
|
Invention
|
Application-specific integrated circuit (asic) synthesis based on lookup table (lut) mapping and ... |
|
|
Invention
|
Control of low-power checkers using assertion control techniques of assertions language. A comput... |
|
|
Invention
|
Maximizing detectable defect coverage of analog circuits in integrated circuit design. A system a... |
|
|
Invention
|
Performing timing constraint equivalence checking on circuit designs. A first set of timing relat... |
|
|
Invention
|
Determining a density of through-silicon vias in integrated circuits. Techniques for determining ... |
|
|
Invention
|
Voltage scalable level shifter. A circuit. In some embodiments, the circuit includes: a first pai... |
|
|
Invention
|
Logic verification of superconducting electronic circuits, including for margin analysis of yield... |
|
|
Invention
|
Representing lithographic layouts using parametric curves. A layout is used in a computational li... |
|
|
Invention
|
Adiabatic quantum-flux-parametron placement. Cells in a superconducting electronics (SCE) netlist... |
|
2020
|
G/S
|
Semiconductor intellectual property (SIP) architecture and processor cores; semiconductor intelle... |
|
2018
|
G/S
|
Computer software for electronic design automation |
|
2017
|
G/S
|
Computer programs and software. Education and training in computer software. Software design and ... |
|
|
G/S
|
Computer programs and software within the area of simulating physical properties of materials and... |
|
2016
|
G/S
|
Downloadable electronic data files featuring memory design
and semiconductor design. Design of s... |
|
|
G/S
|
Downloadable software for identifying, analyzing and improving software and application security;... |
|
2015
|
G/S
|
Computer software used in the design of electronic circuitry, specifically, integrated circuits; ... |
|
|
G/S
|
Computer hardware, namely, customizable high-performance microprocessor cores, and computer softw... |
|
|
G/S
|
Computer software for designing electronic circuitry, specifically, integrated circuits; computer... |
|
2013
|
G/S
|
Computer hardware; Computer hardware, namely, emulators; Computer hardware for verification of in... |
|
|
G/S
|
Computer hardware; computer hardware, namely, emulators; computer hardware for verification of in... |
|
|
G/S
|
Computer software for design and development of computer systems and software applications; compu... |
|
2012
|
G/S
|
Computer software for electronic design automation, factory automation, and output management in ... |
|
2011
|
G/S
|
Computer software for graphically displaying the waveform equivalent of test program source files... |
|
2009
|
G/S
|
Computer software to assemble, analyze, optimize and improve the efficiency of design for complex... |
|
|
G/S
|
Development of software and services within the area of simulating physical properties of materia... |
|
2008
|
G/S
|
Education; providing of training; entertainment; sporting and cultural activities. Scientific and... |
|
|
G/S
|
Computer hardware and computer software, in particular computer software for computer-aided, visu... |
|
|
G/S
|
Computer hardware and computer software, in particular
computer software for computer-aided, vis... |
|
|
G/S
|
Software for simulating electronic circuits; software for use in electronic design automation; co... |
|
|
G/S
|
Computer software to detect defects in security system software and to test the reliability of se... |
|
|
G/S
|
Computer software, namely, electronic design automation software; non-downloadable software for u... |
|
|
G/S
|
Computer hardware; computer motherboards and daughterboards. |
|
|
G/S
|
Computer hardware; connectors for computer motherboards and
daughterboards. |
|
|
G/S
|
Computer hardware; connectors for computer motherboards and daughterboards. |
|
|
G/S
|
Computer hardware; computer motherboards and daughterboards. |
|
|
G/S
|
Computer hardware, namely, computer motherboards, daughterboards, memory boards, input/output boa... |
|
2007
|
G/S
|
Analog and mixed signal semiconductor intellectual property (SIP) cores; electronic circuits, int... |
|
|
G/S
|
Providing of training. Scientific and technological services and research and design relating the... |
|
|
G/S
|
Customer relation services relating to satisfaction with
software. |
|
2006
|
G/S
|
Computer software, namely, used for electronic design automation in the field of designing of int... |
|
|
G/S
|
computer software to assist software developers to manage the software development process and fo... |
|
|
G/S
|
Computerprogrammes and software. Education and teaching computersoftware. Design and development ... |
|
|
G/S
|
Computer programs and software. Education and training in computer software. Design and developme... |
|
2005
|
G/S
|
Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, sig... |
