|
2020
|
Invention
|
Class d power amplifier. A class D power amplifier with novel design is provided. The amplifier i... |
|
|
Invention
|
Control circuit for facilitating inrush current reduction for a voltage regulator and a voltage r... |
|
|
Invention
|
Method for facilitating a memory system operable in advance during power-up, memory controller th... |
|
|
Invention
|
Termination voltage regulation apparatus with transient response enhancement. A termination volta... |
|
|
Invention
|
Method of controlling verification operations for error correction of non-volatile memory device,... |
|
2019
|
Invention
|
Electrostatic discharge protection device and layout design thereof. An electrostatic discharge (... |
|
|
Invention
|
Transient enhancing circuit and constant-on-time converter using the same. The present applicatio... |
|
|
Invention
|
Memory chip, memory module and method for pseudo-accessing memory bank thereof. The present appli... |
|
|
Invention
|
Constant on-time controller and buck regulator device using the same. A constant on-time controll... |
|
|
Invention
|
Erasing method used in flash memory. An erasing method used in a flash memory having memory block... |
|
2018
|
Invention
|
Low dropout regulator with a controlled startup. A low dropout voltage regulator incorporates an ... |
|
|
Invention
|
Erasing method used in flash memory.
An erasing method used in a flash memory comprising at leas... |
|
|
Invention
|
Testing apparatus and folded probe card testing system. A testing apparatus has first and second ... |
|
|
Invention
|
Virtual bass generating circuit and method. A virtual bass generating circuit used in a speaker i... |
|
2017
|
Invention
|
Compensation circuit for input voltage offset of error amplifier and error amplifier circuit. A c... |
|
|
Invention
|
Controller for switching regulator, switching regulator and led lighting system. A controller for... |
|
2015
|
Invention
|
Bandgap reference circuit.
A bandgap reference circuit incorporates first, second, and third cur... |
|
2014
|
Invention
|
Method of erasing a nonvolatile memory for preventing over-soft-program.
A method of erasing a n... |
|
|
Invention
|
Bandgap reference circuit. A bandgap reference circuit incorporates first, second, and third curr... |
|
|
Invention
|
Method for performing erase operation in non-volatile memory.
A method for performing an erase o... |
|
2012
|
Invention
|
Non-volatile memory having discrete isolation structure and sonos memory cell, method of operatin... |
|
|
Invention
|
Circuit for generating a dual-mode ptat current. The present invention discloses a circuit for ge... |
|
|
Invention
|
Voltage regulator circuit. A voltage regulator circuit for providing power management for a memor... |
|
|
Invention
|
Method for reducing standby current of semiconductor memory device. A semiconductor memory device... |
|
|
Invention
|
Data input device for semiconductor memory device. A data input device for use in a memory device... |
|
|
Invention
|
Circuit and method for generating multiphase clock signals and corresponding indication signals. ... |
|
|
Invention
|
Temperature-dependent self-refresh timing circuit for semiconductor memory device. A semiconducto... |
|
2011
|
Invention
|
Semiconductor memory device and method of testing the same. A semiconductor memory device and a m... |
|
|
Invention
|
Delay circuit and delay stage thereof.
A delay circuit includes at least a delay stage. The dela... |
|
|
Invention
|
Delay lock loop circuit. The invention provides a delay lock loop circuit (DLL) for generating a ... |
|
|
Invention
|
Method of controlling operations of a delay locked loop of a dynamic random access memory. A meth... |
|
|
Invention
|
Anti-fuse circuit. An anti-fuse circuit including a programmable module, a read module, and a con... |
|
|
Invention
|
Anti-fuse circuit and method for anti-fuse programming and test thereof. An anti-fuse circuit inc... |
|
|
Invention
|
Semiconductor memory device. The present invention provides a semiconductor memory device, the vo... |
|
|
Invention
|
Dram and method for testing the same in the wafer level burn-in test mode. A dynamic random-acces... |
|
|
Invention
|
Delay-locked loop and method of using the same. A delay-locked loop (DLL) and a method of using t... |
|
|
Invention
|
Intermittently activated bandgap reference circuit. A circuit for providing a reference voltage i... |
|
|
Invention
|
Programming method for nonvolatile semiconductor memory device. A method for programming a plural... |
|
|
Invention
|
Delay line circuit and phase interpolation module thereof. A phase interpolation module comprisin... |
|
|
Invention
|
Repairing circuit for memory circuit and method thereof and memory circuit using the same. A nove... |
|
2010
|
Invention
|
Voltage divider circuit and voltage regulator. The invention provides a voltage regulator includi... |
|
|
Invention
|
Comparator. A comparator comprises a current mirror, a differential input pair, and a auxiliary c... |
|
|
Invention
|
Fuse circuit. A fuse circuit comprises a fuse set and an enable circuit. The enable circuit is co... |
|
|
Invention
|
Data outputing method of memory circuit and memory circuit and layout thereof. A data outputting ... |
|
|
Invention
|
Circuit and method for eliminating bit line leakage current in random access memory devices. A me... |
|
|
Invention
|
Circuit and method for controlling standby leakage current in random access memory devices. A met... |
|
|
Invention
|
Voltage regulator circuit for generating a supply voltage in different modes. A voltage regulator... |
|
|
Invention
|
Electrical fuse.
An electrical fuse comprises first, second, and third thick oxide NMOS transist... |
|
|
Invention
|
Slew rate control circuit and method thereof and slew rate control device. A slew rate control ci... |
|
|
Invention
|
Circuit and method for providing a corrected duty cycle. A duty cycle correction circuit comprise... |
