|
2025
|
Invention
|
Memory device fabrication through wafer bonding. A method of fabricating a device includes formin... |
|
|
Invention
|
High bandwidth three-dimensional system-on-chip.
Matrix multiplication process is segregated bet... |
|
|
Invention
|
Three-dimensional stack of heterogeneous memory and compute dies.
Described is a packaging techn... |
|
|
Invention
|
Pillar capacitor structure for high density memory applications.
The memory bit-cell formed usin... |
|
2024
|
Invention
|
Encapsulation structure for memory devices. A device structure comprises a capacitor on an electr... |
|
|
Invention
|
Planar ferroelectric memory device.
Approaches for integrating FE memory arrays into a processor... |
|
|
Invention
|
Non-linear polar material based multi-capacitor bit-cell with shared gain element and access tran... |
|
|
Invention
|
Non-linear polar material based multi-capacitor bit-cell with multi-way sharing of gain element w... |
|
|
Invention
|
Method of forming ferroelectric chiplet in a multi-dimensional packaging with i/o switch embedded... |
|
|
Invention
|
Method of forming a majority gate based low power ferroelectric based adder with reset mechanism.... |
|
|
Invention
|
Doped polar layers and semiconductor device incorporating same.
The disclosed technology general... |
|
2023
|
Invention
|
Multiplier with non-linear polar material. A new class of multiplier cells (analog or digital) is... |
|
|
Invention
|
Exclusive-or logic gate with non-linear input capacitors. A class of complex logic gates are pres... |
|
|
Invention
|
Area oriented logic synthesis. A computer-aided design (CAD) tool is provided for logic optimizat... |
|
|
Invention
|
Random swap injection. Endurance mechanisms are introduced for memories such as non-volatile memo... |
|
|
Invention
|
Multi-die mapping matrix multiplication. Matrix multiplication process is segregated between two ... |
|
|
Invention
|
High density ferroelectric random access memory (feram) devices and methods of fabrication. Non l... |
|
|
Invention
|
Embedded memory adjacent to non-memory. A process integration and patterning flow used to pattern... |
|
|
Invention
|
Non-linear polar material based flip-flop. A low power sequential circuit (e.g., latch) uses a no... |
|
|
Invention
|
Capacitor integrated with a transistor for logic and memory applications. A method of fabricating... |
|
|
Invention
|
Time decoupled write operations for non-linear polar material based memory. Described herein is a... |
|
2022
|
Invention
|
Apparatus and method to improve sensing noise margin in a non-linear polar material based bit-cel... |
|
|
Invention
|
Memory array with buried or backside word-line. A memory is described having a plurality of bit-c... |
|
|
Invention
|
Stacked capacitors with shared electrodes and methods of fabrication. A method of fabricating a s... |
|
|
Invention
|
Method of fabricating transistors and stacked planar capacitors for memory and logic applications... |
|
|
Invention
|
Read disturb mitigation for non-linear polar material based multi-capacitor bit-cell. A disturb m... |
|
|
Invention
|
Capacitor devices with shared electrode and methods of fabrication. A device structure comprises ... |
|
|
Invention
|
Methods of fabricating planar capacitors on a shared plate electrode. A device structure comprise... |
|
|
Invention
|
Methods of fabricating trench capacitors on a shared plate electrode. A device structure comprise... |
|
|
Invention
|
Nc for memory and logic applications. A device structure comprises a first conductive interconnec... |
|
|
Invention
|
Trench capacitors with shared electrode. A device structure comprises a first conductive intercon... |
|
|
Invention
|
Planar capacitors with shared electrode and methods of fabrication. A device structure comprises ... |
|
|
Invention
|
Multi-input threshold gate having stacked and folded non-planar capacitors. A configuration for e... |
|
|
Invention
|
Asynchronous full-adder with majority or minority gates to generate carry-out true output. Asynch... |
|
|
Invention
|
Asynchronous full-adder with majority or minority gates to generate carry-out false output. Async... |
|
|
Invention
|
Asynchronous full-adder with majority or minority gates to generate sum false output. Asynchronou... |
|
2021
|
Invention
|
Stacked non-planar capacitors based multi-function linear threshold gate with input based adaptiv... |
|
|
Invention
|
Multi-function threshold gate with input based adaptive threshold and with stacked non-planar par... |
|
|
Invention
|
Method of adjusting threshold of a linear capacitive-input circuit. An apparatus and configuring ... |
|
|
Invention
|
Stacked planar capacitors based multi-function linear threshold gate with input based adaptive th... |
|
|
Invention
|
Multi-function linear threshold gate with input based adaptive threshold. An apparatus and config... |
|
|
Invention
|
Reset mechanism for an adder or a multiplier having paraelectric material. A multiplier cell is d... |
|
|
Invention
|
Multi-cycle reset mechanism for a chain of majority gates having non-linear polar material. A mul... |
|
|
Invention
|
3d stack of split graphics processing logic dies. A packaging technology to improve performance o... |
|
|
Invention
|
Majority or minority based low power checkerboard carry save multiplier with inverted multiplier ... |
|
|
Invention
|
Ferroelectric or paraelectric wide-input minority or majority gate based low power adder. A low p... |
|
|
Invention
|
Area optimized ferroelectric or paraelectric based low power multiplier. A low power adder uses a... |
|
|
Invention
|
Ferroelectric or paraelectric based low power multiplier array. A low power adder uses a non-line... |
|
|
Invention
|
Ultra high-bandwidth artificial intelligence (ai) processor with dram under the processor. Descri... |
|
|
Invention
|
Method of forming an artificial intelligence processor with three-dimensional stacked memory. Des... |
