2024
|
Invention
|
A die-to-die interface coupled between a virtual phy and virtual mac. A virtualised PHY (V-PHY) I... |
|
Invention
|
Dynamic voltage scaling for asynchronous analog to digital converters.
Methods and systems are d... |
|
Invention
|
Multi-wire permuted forward error correction. Methods and systems are described for obtaining a p... |
2023
|
Invention
|
Bidirectional orthogonal differential vector signaling. Methods and systems are described for map... |
|
Invention
|
Mapping non-return-to-zero to ensemble non-return-to-zero signaling. Disclosed embodiments includ... |
|
Invention
|
Test pattern vectors in homogenous multi-die packages. Connecting test equipment to an input pin ... |
|
Invention
|
Pre-scaler for orthogonal differential vector signalling. Orthogonal differential vector signalli... |
|
Invention
|
Retimer training and status state machine synchronization across multiple integrated circuit dies... |
|
Invention
|
Pcie retimer providing failover to redundant endpoint using inter-die data interface. Receiving, ... |
|
Invention
|
Root complex switching across inter-die data interface to multiple endpoints. A plurality of upst... |
|
Invention
|
In-band data package transmission. Techniques for updating message definitions used by a PCIe com... |
|
Invention
|
Device control register including a register lock. A device control register is disclosed that st... |
|
Invention
|
Firmware broadcast in a multi-chip module. A multi-chip module (MCM) is described herein which in... |
|
Invention
|
Bus transaction security in multi-chip module. A multi-tile retimer is provided that includes a t... |
|
Invention
|
Pcie retimer providing failover to redundant endpoint and multiple endpoint switching using synch... |
|
Invention
|
Data lane deskew and rate adaptation in a package containing multiple circuit dies. Methods and s... |
|
Invention
|
Low latency pcie retimer with skew correction. Methods and systems are described for calculating ... |
|
Invention
|
Line driver impedance calibration for multi-wire data bus. Methods and systems are described for ... |
|
Invention
|
Vector signaling code with improved noise margin. Methods are described allowing a vector signali... |
|
Invention
|
Method and apparatus for low power chip-to-chip communications with constrained isi ratio. An eff... |
|
Invention
|
Dynamically weighted exclusive or gate having weighted output segments for phase detection and ph... |
|
Invention
|
Clock data recovery with decision feedback equalization. Methods and systems are described for ge... |
|
Invention
|
Error-tolerant forward error correction ordered set message decoder. Methods are described for id... |
|
Invention
|
Variable gain amplifier biased with a fixed current to improve low-gain linearity. Obtaining a bi... |
|
Invention
|
Continuous time linear equalization and bandwidth adaptation using asynchronous sampling. Methods... |
|
Invention
|
Horizontal centering of sampling point using multiple vertical voltage. Methods and systems are d... |
|
Invention
|
Method for measuring and correcting multi-wire skew. Generating, during a first and second signal... |
2022
|
Invention
|
Horizontal centering of sampling point using vertical vernier. Methods and systems are described ... |
|
Invention
|
High speed communications system. Transmission of baseband and carrier-modulated vector codewords... |
|
Invention
|
Low power chip-to-chip bidirectional communications. Methods and systems are described for receiv... |
|
Invention
|
Synchronously-switched multi-input demodulating comparator. Methods and systems are described for... |
|
Invention
|
Clock and data recovery lock detection circuit for verifying lock condition in presence of imbala... |
|
Invention
|
Reference generation circuit for maintaining temperature-tracked linearity in amplifier with adju... |
|
Invention
|
Pre-scaler for orthogonal differential vector signalling. Pre-scaled orthogonal differential vect... |
|
Invention
|
Dynamic voltage scaling in hierarchical multitier regulator supply. Obtaining a periodic test sig... |
|
Invention
|
Continuous time linear equalization and bandwidth adaptation using peak detector. Methods and sys... |
|
Invention
|
Methods and systems for high bandwidth communications interface. A pair of ground planes arranged... |
|
Invention
|
Interleaved forward error correction over multiple transport channels. Interleaved Forward Error ... |
|
Invention
|
Variable gain amplifier biased with a fixed current to improve low-gain linearity.
Obtaining a b... |
|
Invention
|
Variable gain amplifier with cross-coupled common mode reduction.
Methods and systems for receiv... |
2021
|
Invention
|
Horizontal centering of sampling point using multiple vertical voltage measurements. Methods and ... |