2023
|
Invention
|
Configuration latch for programmable logic device. An area efficient readable and resettable conf... |
|
Invention
|
Programmable logic device with design for test functionality.
A programmable logic device (PLD) ... |
|
Invention
|
Sectional configuration for programmable logic devices.
A bit line (BL) may be coupled at a firs... |
2022
|
Invention
|
Area-efficient configuration latch for programmable logic device. An area efficient input termina... |
|
Invention
|
Programmable logic device with design for test functionality. A programmable logic device (PLD) s... |
|
Invention
|
Sectional configuration for programmable logic devices. A bit line (BL) may be coupled at a first... |
2019
|
Invention
|
Heart rate monitor.
A wrist worn heart rate monitor includes a photoplethysmogram (PPG) sensor a... |
2017
|
Invention
|
Switchable power islands having configurably on routing paths. A programmable logic device uses p... |
2016
|
Invention
|
Sensor hub batch packing. A sensor hub includes a bit packer that receives sensor data from a plu... |
|
Invention
|
Heart rate monitor. A wrist worn heart rate monitor includes a photoplethysmogram (PPG) sensor an... |
2015
|
Invention
|
Local routing network with selective fast paths for programmable logic device. A routing network ... |
|
Invention
|
Multiple axis wrist worn pedometer. A wrist worn pedometer includes a multiple axis inertial sens... |
|
P/S
|
Integrated circuits, computer program stored for collecting, assimilating, and sharing large amou... |
2014
|
P/S
|
Integrated circuits, software algorithms, software and firmware for designing with integrated cir... |
|
P/S
|
Integrated circuits, software algorithms, software and firmware for designing and programming int... |
|
Invention
|
Logic cell for programmable logic device. A logic cell in a programmable logic device receives an... |
|
Invention
|
Routing network for programmable logic device. A routing network is associated with a logic islan... |
2013
|
Invention
|
Assigning operational codes to lists of values of control signals selected from a processor desig... |
2011
|
Invention
|
Adjustable interface buffer circuit between a programmable logic device and a dedicated device. A... |
2008
|
Invention
|
Phy-less ulpi and utmi bridges. Embodiments of the present invention provide a unique capability ... |
2007
|
Invention
|
Dynamic clock control. An implementation of an apparatus and method to generate a dynamically con... |
2006
|
P/S
|
Semiconductors, namely field programmable gate arrays. |
|
Invention
|
Fpga programming structure for atpg test coverage. Testing of combinatorial logic in a programmab... |
|
Invention
|
Low power mode. An apparatus and method of reducing power consumption across a switch, such as an... |
|
Invention
|
Programmable multiplexer. j, where j=m*2. The multiplexer functionality may be implemented using ... |
|
P/S
|
Semiconductors; semiconductors, namely field programmable gate arrays; computer hardware; compute... |
2005
|
P/S
|
Computer hardware, computer firmware and computer software; computer peripherals; integrated circ... |
2004
|
P/S
|
INTEGRATED CIRCUITS; NAMELY, GATE ARRAYS |
2003
|
Invention
|
Regulator with variable capacitor for stability compensation. A voltage regulator with a variable... |
|
Invention
|
Differential charge pump. A differential charge pump includes a transient reducing circuit that p... |
2001
|
Invention
|
Architecture for field programmable gate array. A field programmable gate array (100) includes a ... |
|
Invention
|
Serializer/deserializer embedded in a programmable device. In accordance with the invention, a se... |
|
Invention
|
Bond pad having vias usable with antifuse process technology. A lower metal plate having a strip-... |
|
Invention
|
Method of programming an antifuse. An antifuse, which has a programmable material disposed betwee... |
2000
|
Invention
|
Configurable computational unit embedded in a programmable device. A plurality of configurable co... |
|
Invention
|
Architecture for field programmable gate array. A field programmable gate array includes a progra... |
|
Invention
|
Method of forming a metal-to-metal antifuse with non-conductive diffusion barrier. An antifuse is... |
|
Invention
|
Integrated circuit including dedicated and programmable logic. A programmable circuit, such as a ... |
|
Invention
|
Programmable antifuse interfacing a programmable logic and a dedicated device. A programmable cir... |
|
Invention
|
Metal-to-metal antifuse having improved barrier layer. A metal-to-metal conductive plug-type anti... |
|
Invention
|
Techniques and circuits for high yield improvements in programmable devices using redundant logic... |
1999
|
Invention
|
Programmable device with an embedded portion for receiving a standard circuit design. A programma... |
|
Invention
|
Method for fabrication of programmable interconnect structure. In one method for forming amorphou... |
|
Invention
|
Ram with configurable depth and width. A RAM device, such as the type embedded in a programmable ... |
|
Invention
|
Virtual programmable device and method of programming. A programmable device, such as a field pro... |
|
Invention
|
Programmable device having antifuses without programmable material edges and/or corners underneat... |
|
Invention
|
Techniques and circuits for high yield improvements in programmable devices using redundant routi... |
1998
|
Invention
|
Metal-to-metal antifuse with non-conductive diffusion barrier. An antifuse is disposed between a ... |
|
Invention
|
Charge pumps of antifuse programming circuitry powered from high voltage compatibility terminal. ... |
|
Invention
|
Programming architecture for field programmable gate array. The programmable logic of a programma... |
|
Invention
|
Protection of logic modules in a field programmable gate array during antifuse programming. To pr... |
1997
|
Invention
|
Programmable integrated circuit having a test circuit for testing the integrity of routing resour... |
1990
|
P/S
|
integrated circuits, namely gate arrays |
|
P/S
|
integrated circuits; namely, gate arrays |