|
2024
|
Invention
|
Verifying or reading a cell in an analog neural memory in a deep learning artificial neural netwo... |
|
|
Invention
|
Neural network classifier using array of three-gate non-volatile memory cells.
A neural network ... |
|
|
Invention
|
Erasing of a word or a page of non-volatile memory cells in an analog neural memory system.
In o... |
|
2023
|
Invention
|
Voltage generator for analog neural memory array.
In one example, a system comprises an analog n... |
|
|
Invention
|
Adaptive bias decoder for non-volatile memory system.
In one example, a non-volatile memory syst... |
|
|
Invention
|
Programming of a selected non-volatile memory cell by changing programming pulse characteristics.... |
|
|
Invention
|
Output circuit. In one example, a circuit comprises an input transistor comprising a first termin... |
|
|
Invention
|
Neural network device.
In one example, a neural network device comprises a first plurality of sy... |
|
|
Invention
|
Word line driver for vector-by-matrix multiplication array.
In one example, a system comprises a... |
|
|
Invention
|
Input and output blocks for an array of memory cells.
In one example, a system comprises an arra... |
|
|
Invention
|
Determination of a bias voltage to apply to one or more memory cells in a neural network.
A firs... |
|
|
Invention
|
Memory device formed on silicon-on-insulator substrate, and method of making same. A memory devic... |
|
|
Invention
|
Memory device formed on silicon-on-insulator substrate, and method of making same.
A memory devi... |
|
|
Invention
|
Analog computation-in-memory engine and digital computation-in-memory engine to perform operation... |
|
|
Invention
|
Masking sparse inputs and outputs in neural network array. Numerous examples are disclosed of a m... |
|
|
Invention
|
Masking sparse inputs and outputs in neural network array.
Numerous examples are disclosed of a ... |
|
|
Invention
|
Row decoder and row address scheme in a memory system. mmnprtruvmuunvvptt. |
|
|
Invention
|
Row decoder and row address scheme in a memory system.
Numerous examples are disclosed of a row ... |
|
|
Invention
|
Split array architecture for analog neural memory in a deep learning artificial neural network. N... |
|
|
Invention
|
Output block for a vector-by-matrix multiplication array of non-volatile memory cells. A system c... |
|
|
Invention
|
Output block for array of non-volatile memory cells.
In one example, a system comprises an array... |
|
|
Invention
|
Neural network array comprising one or more coarse cells and one or more fine cells. In one examp... |
|
|
Invention
|
Pumping controller for a plurality of charge pump units. In one example, a system comprises a plu... |
|
|
Invention
|
Multiplexors for neural network array. Numerous examples are disclosed of multiplexors coupled to... |
|
|
Invention
|
Current-to-voltage converter comprising common mode circuit. In one example, a system comprises a... |
|
|
Invention
|
Redundancy for an array of non-volatile memory cells using tag registers and for a redundant arra... |
|
|
Invention
|
Current-to-voltage converter comprising common mode circuit.
In one example, a system comprises ... |
|
|
Invention
|
Multiplexors for neural network array.
Numerous examples are disclosed of multiplexors coupled t... |
|
|
Invention
|
Redundancy for an array of non-volatile memory cells using tag registers.
Numerous examples are ... |
|
|
Invention
|
Semiconductor device with communication ring. A semiconductor device includes a semiconductor sub... |
|
|
Invention
|
Dual-path charge pump. Examples of improved charge pumps are disclosed. In one example, a system ... |
|
|
Invention
|
Semiconductor device with communication ring.
A semiconductor device includes a semiconductor su... |
|
|
Invention
|
Dual-path charge pump.
Examples of improved charge pumps are disclosed. In one example, a system... |
|
|
Invention
|
Grouping and error correction for non-volatile memory cells. Numerous examples are disclosed of a... |
|
|
Invention
|
Memory cell array with row direction gap between erase gate lines and dummy floating gates. A mem... |
|
|
Invention
|
Grouping and error correction for non-volatile memory cells.
Numerous examples are disclosed of ... |
|
2022
|
Invention
|
Input circuit for artificial neural network array. Numerous examples are disclosed of input circu... |
|
|
Invention
|
Multiple row programming operation in artificial neural network array. Numerous examples are disc... |
|
|
Invention
|
Output circuit for artificial neural network array. Numerous examples are disclosed of output cir... |
|
|
Invention
|
Verification method and system in artificial neural network array. of the vector-by-matrix multip... |
|
|
Invention
|
Verification method and system in artificial neural network array.
Numerous examples are disclos... |
|
|
Invention
|
Output circuit for artificial neural network array.
Numerous examples are disclosed of output ci... |
|
|
Invention
|
Input circuit for artificial neural network array.
Numerous examples are disclosed of input circ... |
|
|
Invention
|
Multiple row programming operation in artificial neural network array.
Numerous examples are dis... |
|
2003
|
P/S
|
Computer hardware, peripherals and integrated circuit components for digital, networking, wireles... |
|
1998
|
P/S
|
Embedded controllers. Instructional manuals. |
|
1991
|
P/S
|
computer hardware, peripherals, integrated circuit components and related documentation; namely, ... |
|
1990
|
P/S
|
integrated circuit memories and related instruction manuals sold together as a unit |
