|
2024
|
Invention
|
Manufacturing method of semiconductor device. A semiconductor device including a substrate, a cap... |
|
|
Invention
|
Memory device and wrap around read method thereof. A memory device including a memory cell array,... |
|
2023
|
Invention
|
Semiconductor device and forming method thereof. A semiconductor device is provided. The semicond... |
|
|
Invention
|
Delay control circuit, semiconductor memory device, and delay control method. A delay control cir... |
|
|
Invention
|
Stress testing circuit and semiconductor memory device. The present invention provides a stress t... |
|
|
Invention
|
Delay locked loop. A delay locked loop includes a delay line, a phase detector, a controller, an ... |
|
|
Invention
|
Fuse block unit and fuse block system and memory device. A fuse block unit includes a share flip-... |
|
|
Invention
|
Memory device and sense amplifier capable of performing in-memory logical not operation and compu... |
|
|
Invention
|
Memory device capable of performing in-memory computing. A memory device capable of performing in... |
|
|
Invention
|
Semiconductor memory device and method of reading a semiconductor memory device. A semiconductor ... |
|
|
Invention
|
Measurement system and probe tip landing method. A probe tip landing method for a measurement sys... |
|
|
Invention
|
Voltage generation circuit for memory device with series connected resistors. A voltage generatio... |
|
|
Invention
|
Memory controller and method for adaptively programming flash memory. A memory controller for con... |
|
2022
|
Invention
|
Voltage generating device. A voltage generating device includes a low-dropout voltage regulator a... |
|
|
Invention
|
Memory system. The present invention provides a memory system in which a semiconductor memory dev... |
|
|
Invention
|
Pseudo-static random access memory. A pseudo-static random access memory is provided herein, whic... |
|
|
Invention
|
Semiconductor memory device. A semiconductor memory device has a NOR-type memory cell array, a cr... |
|
|
Invention
|
Synchronization circuit, semiconductor memory device, and synchronization method for synchronizin... |
|
|
Invention
|
Pick-up structure for memory device and manufacturing method thereof. A pick-up structure for a m... |
|
|
Invention
|
Semiconductor memory device having control unit which sets the refresh interval of the memory cel... |
|
2021
|
Invention
|
Semiconductor memory device. A semiconductor memory device is provided. The semiconductor memory ... |
|
|
Invention
|
Delay control device and tunable delay device. A delay control device for controlling a delay cir... |
|
|
Invention
|
Power supply control circuit. A power supply control circuit that is able to reliably discharge t... |
|
|
Invention
|
Semiconductor memory device to control operating timing based on temperature of the memory device... |
|
|
Invention
|
Testing circuit with shared testing pads located on the scribe line and testing method thereof. A... |
|
|
Invention
|
Semiconductor device and reading method thereof. A semiconductor device that can compensate for t... |
|
|
Invention
|
Semiconductor device and reading method thereof. A flash memory including a NAND memory cell arra... |
|
|
Invention
|
Counting method for counting the stage number passing through a signal path on a graphical user i... |
|
|
Invention
|
Oscillator circuit and semiconductor integrated circuit. The present invention provides an oscill... |
|
2020
|
Invention
|
Short-circuit probe card, wafer test system, and fault detection method for the wafer test system... |
|
|
Invention
|
Conductive bridge random access memory and method of manufacturing the same. A conductive bridge ... |
|
2019
|
Invention
|
Three-dimensional resistive memories and methods for forming the same. A three-dimensional resist... |
|
|
Invention
|
Non-volatile memory device and method capable of pausing and resuming programming operation. A no... |
|
|
Invention
|
Operation method for suppressing floating gate (fg) coupling. A NAND flash memory suppresses an i... |
|
2018
|
Invention
|
Dram semiconductor device having reduced parasitic capacitance between capacitor contacts and bit... |
|
|
Invention
|
Resistive random access memory device and method for performing memory operations. A resistive ra... |
|
|
Invention
|
Pseudo static random access memory and control method thereof. In a control method, external data... |
|
|
Invention
|
Dynamic random access memory. A dynamic random access memory including a memory cell array and a ... |
|
|
Invention
|
Dynamic random access memory with reduced power consumption. A dynamic random access memory (DRAM... |
|
|
Invention
|
Operating method of resistive memory storage apparatus. An operating method of a resistive memory... |
|
|
Invention
|
Column decoder of memory device. A column decoder of a memory device includes a first selection c... |
|
|
Invention
|
Volatile memory storage apparatus and refresh method thereof. A volatile memory storage apparatus... |
|
|
Invention
|
Memory device and power reduction method of the same memory device. The disclosure is directed to... |
|
2017
|
Invention
|
Nvff monotonic counter and method of implementing same. A monotonic counter includes a plurality ... |
|
|
Invention
|
Flash memory device and erase method thereof capable of reducing power consumption. Provided is a... |
|
2015
|
Invention
|
Sense circuit for rram. A resistive random-access memory device includes a RRAM array including a... |
|
2014
|
Invention
|
Nand flash memory array architecture having low read latency and low program disturb. A NAND flas... |
|
|
Invention
|
Circuits and read methods of rram. An RRAM circuit includes word lines, bit lines, source lines, ... |
|
|
Invention
|
Rram memory device and method thereof. A resistive random-access memory (RRAM) device and a metho... |
|
2013
|
Invention
|
Memory device and column decoder for reducing capacitive coupling effect on adjacent memory cells... |
