|
2026
|
P/S
|
Computer chips; Computer memory modules; Computer hardware for namely energy efficient computer c... |
|
|
P/S
|
Providing technology information in the field of computer chips, computer memory modules, compute... |
|
|
P/S
|
Computer hardware and recorded software systems for quantum computing; Computer systems configure... |
|
|
P/S
|
Downloadable computer software for maintaining and operating computer systems; Computer systems,... |
|
2025
|
P/S
|
Class 9 - Electronic components in the nature of Integrated circuits, integrated circuit chips, a... |
|
|
P/S
|
Electronic components in the nature of integrated circuit chips, none of the foregoing for use in... |
|
|
P/S
|
Electronic components in the nature of integrated circuit chips; Integrated circuits, integrated ... |
|
2024
|
Invention
|
Device authentication using blockchain.
An unenrolled lightweight node is on a decentralized net... |
|
|
Invention
|
Dynamic adjustment of word line timing in static dynamic random access memory.
A static random a... |
|
|
Invention
|
Multi-threaded processor with power granularity and thread granularity. A multi-stage processor h... |
|
|
Invention
|
Efficient storage of blockchain in embedded devices.
A lightweight node in a decentralized netwo... |
|
2023
|
P/S
|
Energy efficient computer chips, energy efficient computer memory modules, computer chips, comput... |
|
|
P/S
|
Energy efficient computer chips; energy efficient computer memory modules; computer chips; comput... |
|
|
Invention
|
Storage of delay-logic values for enhanced fault recovery for dual processor lock step computing ... |
|
|
Invention
|
Synchronization of asymmetric processors executing in quasi-dual processor lock step computing sy... |
|
|
Invention
|
System and method for nanomagnet based logic device. A system and method for a logic device is di... |
|
|
Invention
|
System and method for spin orbit torque based memory device. A system and method for a memory dev... |
|
|
Invention
|
Max-pool prediction for efficient convolutional nuerual network for resource-constrained devices.... |
|
|
Invention
|
Process for scan chain in a memory. A scan chain architecture with lowered power consumption comp... |
|
|
Invention
|
Fast recovery for dual core lock step. An exemplary fault-tolerant computing system comprises a s... |
|
|
Invention
|
Programmable multi-level data access address generator. A programmable address generator has an i... |
|
|
Invention
|
System and method for skyrmion based logic device. A system and method for a logic device is disc... |
|
|
Invention
|
System and method for antiferromagnet skyrmion based logic device. A system and method for a logi... |
|
2022
|
Invention
|
Scan-chain for memory with reduced power consumption. A scan chain architecture with lowered powe... |
|
|
Invention
|
One transistor memory bitcell with arithmetic capability. refref to generate an output which is a... |
|
|
Invention
|
System and method for nanomagnet based adder circuit. A system and method for a device is disclos... |
|
|
P/S
|
Computer chips, computer memory modules, downloadable computer operating systems software, downlo... |
|
|
Invention
|
System and method for storing and accessing preprocessed data. A data storage system has a CPU da... |
|
|
Invention
|
System and method for synthetic antiferromagnet skyrmion based logic device. A system and method ... |
|
|
Invention
|
System for a decision feedback equalizer. A decision feedback equalizer includes a summer, a slic... |
|
|
Invention
|
System for error detection and correction in a multi-thread processor. A master processor is conf... |
|
|
Invention
|
Dynamic allocation of pattern history table (pht) for multi-threaded branch predictors. An exempl... |
|
|
Invention
|
Network based side channel attack (sca) detection. Some embodiments include a method for detectin... |
|
|
Invention
|
Prng-based chiplet-to-chiplet secure communication using chaining of message blocks. A first chip... |
|
|
Invention
|
Prng-based chiplet to chiplet secure communication using counter resynchronization. A method is p... |
|
|
Invention
|
Address dependent wordline timing in asynchronous static random access memory. A static random ac... |
|
|
Invention
|
Look up table (lut) based chiplet to chiplet secure communication. A cryptographic method include... |
|
|
Invention
|
Look up table (lut) based encryption with tag-based verification. A cryptographic method includes... |
|
|
Invention
|
System and method for a multi-layer switching network. A system and method for a switching networ... |
|
|
Invention
|
System and method for a pipelined multi-layer switching network. A system and method for a switch... |
|
|
Invention
|
System and method for current controlled nanowire memory device. A system and method for a memory... |
|
|
Invention
|
Process for generation of addresses in multi-level data access. A process for iterating through a... |
|
|
Invention
|
Memory management unit for multi-threaded architecture. An exemplary multi-threaded memory manage... |
|
2021
|
Invention
|
Reconfigurable simd engine. An exemplary SIMD computing system comprises a SIMD processing elemen... |
|
|
Invention
|
Scan chain for memory with reduced power consumption. A scan chain architecture with lowered powe... |
|
|
Invention
|
Dynamic adjustment of wordline timing in static random access memory. A static random access memo... |
|
|
Invention
|
One transistor memory bitcell with arithmetic capability. ref to generate an output which is at l... |
|
|
Invention
|
System for error detection and correction in a multi-thread processor. A system for detecting err... |
|
|
P/S
|
Integrated circuits, integrated circuit chips, and integrated circuit modules for performing mult... |
|
2008
|
P/S
|
Design for others of integrated circuits and integrated circuit cores for use in wireless communi... |
