|
2024
|
Invention
|
Tamper sensor for 3-dimensional die stack. An integrated circuit die stack and method thereof are... |
|
|
Invention
|
Low-latency aligned modules for data streams. A multi-chiplet system includes a first chiplet com... |
|
|
Invention
|
Multi-host and multi-client direct memory access system having a read scheduler. A direct memory ... |
|
|
Invention
|
Interposer stitch through a top chiplet. Embodiments herein describe devices that indude an inter... |
|
|
Invention
|
High-bandwidth three-dimensional (3d) die stack. Examples herein describe techniques for producin... |
|
|
Invention
|
Tiled compute and programmable logic array. Examples herein describe a three-dimensional (3D) die... |
|
|
Invention
|
Devices, systems, and methods for a programmable three-dimensional semiconductor power delivery n... |
|
|
Invention
|
Remote acceleration for data dependent address calculation. The disclosed device includes a proce... |
|
|
Invention
|
Interconnect circuit for multi-channel and multi-requester memory systems. An integrated circuit ... |
|
|
Invention
|
Network-on-chip architecture with destination virtualization. Embodiments herein describe using v... |
|
|
Invention
|
Host polling of a network adapter. Embodiments herein describe a host that polls a network adapte... |
|
|
Invention
|
Building multi-die fpgas using chip-on-wafer technology. Embodiments herein describe techniques t... |
|
|
Invention
|
Hardware-based accelerator signaling. A processor [102] employs a hardware signal monitor [110] t... |
|
2023
|
Invention
|
Efficient method for the latch timing analysis of electronic designs.
Performing timing analysis... |
|
|
Invention
|
System and method for seu detection and correction.
Embodiments herein describe a circuit for de... |
|
|
Invention
|
Systems and methods for hardware message processing.
Described herein are systems and methods fo... |
|
|
Invention
|
Remote acceleration for data dependent address calculation.
The disclosed device includes a proc... |
|
|
Invention
|
Low-latency aligned modules for data streams.
A multi-chiplet system includes a first chiplet co... |
|
|
Invention
|
Tamper sensor for 3-dimensional die stack.
An integrated circuit die stack and method thereof ar... |
|
|
Invention
|
Pruning of technology-mapped machine learning-related circuits at bit-level granularity.
Embodim... |
|
|
Invention
|
Inductor circuitry.
Examples herein describe inductor circuitry including an inductor coil havin... |
|
|
Invention
|
Mitigating gain mismatch interference in analog-to-digital converter circuitry.
An analog-to-dig... |
|
|
Invention
|
Co-simulation on a system-on-chip.
A system-on-chip (SoC) has programmable logic and a processor... |
|
|
Invention
|
Extending synchronous circuit designs over asynchronous communication links utilizing a transacto... |
|
|
Invention
|
Scheduling kernels on a data processing system with one or more compute circuits.
Scheduling ker... |
|
|
Invention
|
Transceiver loopback data path.
A transceiver circuit is disclosed. The transceiver circuit incl... |
|
|
Invention
|
Control set optimization for circuit designs by detection of registers with redundant resets.
Co... |
|
|
Invention
|
Randomization of instruction execution flow for glitch protection.
Some examples described herei... |
|
|
Invention
|
Reclamation of memory ecc bits for error tolerant number formats.
A method for operating a compu... |
|
|
Invention
|
Stiffener with integrated connectors.
Disclosed herein is a chip package assembly that includes ... |
|
|
Invention
|
Interconnect circuitry for multi-channel and multi-requester memory systems.
An integrated circu... |
|
|
Invention
|
End-to-end safety mechanism for display system.
Some examples described herein provide for displ... |
|
|
Invention
|
Low-skew solutions for local clock nets in integrated circuits.
Generating low skew clock soluti... |
|
|
Invention
|
Network-on-chip architecture with destination virtualization.
Embodiments herein describe using ... |
|
|
Invention
|
Fan noise reduction.
In one example, a micro device includes a housing; a chip package disposed ... |
|
|
Invention
|
Adaptive write scheme for memory devices.
Memory driver circuitry for driving a memory cell or c... |
|
|
Invention
|
Measuring and compensating for clock tree variation.
A system for clock variation measurement in... |
|
|
Invention
|
Thin oxide low voltage to high voltage level shifters.
A level shifter may include a first trans... |
|
|
Invention
|
Systems and methods for machine learning based voltage drop prediction for a 3d stacked device.
... |
|
|
Invention
|
System-level techniques for error correction in chip-to-chip interfaces.
Some examples described... |
|
|
Invention
|
Host polling of a network adapter.
Embodiments herein describe a host that polls a network adapt... |
|
|
Invention
|
Building multi-die fpgas using chip-on-wafer technology.
Embodiments herein describe techniques ... |
|
|
Invention
|
8-t sram bitcell for fpga programming.
A memory device includes a first bit cell comprising a fi... |
|
|
Invention
|
Synthesis of simulation-directed statements.
A method, system, and circuit arrangement involve s... |
|
|
Invention
|
Performance evaluator for a heterogenous hardware platform.
Performance evaluation of a heteroge... |
|
2022
|
Invention
|
Active-by-active programmable device. An example integrated circuit (IC) system includes a packag... |
|
2021
|
Invention
|
Implementation-tuned architecture for neural network processing in a learned transform domain. Em... |
|
|
Invention
|
Smart cache implementation for image warping. A smart cache implementation for image warping is p... |
|
2020
|
P/S
|
System on module, namely, integrated board-level circuits that integrate a system function in a s... |
|
|
P/S
|
System on module, namely, a board-level circuit that
integrates a system function in a single mo... |
|
|
Invention
|
Scalable tweak engines and prefetched tweak values for encyrption engines. Examples herein descri... |
|
2019
|
P/S
|
Downloadable computer software platform for the design, programming and operation of integrated c... |
|
|
P/S
|
Downloadable computer software platform for the design,
programming and operation of integrated ... |
|
|
P/S
|
Integrated circuits and semiconductors; computer accelerator
boards; computer accelerator cards;... |
|
|
P/S
|
Integrated circuits; integrated circuits in the nature of
integrated multi-core heterogeneous co... |
|
2018
|
P/S
|
Integrated circuits and semiconductors; computer accelerator boards; computer accelerator cards; ... |
|
|
P/S
|
Integrated circuits; integrated circuits in the nature of integrated multi-core heterogeneous com... |
|
|
P/S
|
Computer accelerator boards; computer accelerator cards; computing memory modules; computer add-i... |
|
2017
|
P/S
|
Computer software for implementing a network protocol stack, not for use in testing website funct... |
|
|
P/S
|
Cards with integrated circuits; Computer network adapters; Computer network interface devices; Et... |
|
|
P/S
|
Computer software and hardware for monitoring and securing network data, enable multiple services... |
|
|
P/S
|
Computer hardware, wide-area computer networks hardware, peer-to-peer computer networks hardware,... |
|
2015
|
P/S
|
Semiconductors; integrated circuits; programmable logic integrated circuits; field programmable g... |
|
|
P/S
|
Technical consultation in the field of engineering of semiconductors, integrated circuits, progra... |
|
|
P/S
|
Computer software for design, programming, and operation of integrated circuits |
|
|
P/S
|
Computer software for design, programming, and operation of integrated circuits. |
|
|
P/S
|
Computer software for design, programming, and operation of
integrated circuits. |
|
2012
|
P/S
|
Computer software systems for packet recordation or storage, time-stamping, time synchronization,... |
|
2011
|
P/S
|
Computer hardware, namely, integrated circuits; integrated circuit, namely, field programmable ga... |
|
|
P/S
|
Computer hardware, namely, integrated circuits; integrated
circuit, namely, field programmable g... |
|
|
P/S
|
Computer software for design, programming, and operation of programmable gate arrays. |
|
|
P/S
|
Integrated circuits, namely, field programmable gate arrays;
computer software for design, progr... |
|
2010
|
P/S
|
Computer software for implementing network communications, computer software used to accelerate n... |
|
|
P/S
|
Computer software; computer software which implements a network protocol stack. |
|
|
P/S
|
Integrated circuits, namely field programmable gate arrays; computer software for design, program... |
|
|
P/S
|
Computer software for design, programming, and operation of programmable gate arrays |
|
|
P/S
|
Integrated circuits, namely, field programmable gate arrays [ ; computer software for design, pro... |
|
|
P/S
|
Integrated circuits, namely field-programmable gate arrays. |
|
|
P/S
|
Integrated circuits, namely field programmable gate arrays;
computer software for design, progra... |
|
|
P/S
|
Integrated circuits; field programmable gate arrays; computer software for the design, programmin... |
|
|
P/S
|
Integrated circuits, namely, field programmable gate arrays |
|
|
P/S
|
Integrated circuits; field programmable gate arrays;
computer software for the design, programmi... |
|
|
P/S
|
Integrated circuits; Integrated circuits in the nature of field programmable gate arrays |
|
2009
|
P/S
|
Data processing equipment and computers; computer hardware and firmware; computer software; compu... |
|
2007
|
P/S
|
Computer hardware, namely, integrated circuits, semiconductors, computer cables, printed circuit ... |
|
|
P/S
|
Computer software which implements a network protocol stack not for use in testing website functi... |
