Xilinx, Inc.

États‑Unis d’Amérique


Commandez votre montre hebdomadaire Xilinx, Inc.
Quantité totale PI 3 986
Rang # Quantité totale PI 294
Note d'activité PI 3,8/5.0    1 443
Rang # Activité PI 495
Symbole boursier
ISIN US9839191015
Capitalisation 32,000M  (USD)
Industrie Semiconductors
Secteur Technology
Classe Nice dominante Appareils et instruments scienti...

Brevets

Marques

3 386 32
21 15
508 10
14
 
Dernier brevet 2025 - Deterministic built-in self-test
Premier brevet 1984 - Special interconnect for configu...
Dernière marque 2020 - KRIA
Première marque 1991 - X XILINX

Filiales

1 subsidiaries without IP

 S'inscrire grtuitement pour accéder à la liste des filiales

Industrie (Classification de Nice)

Derniers inventions, produits et services

2025 Invention System-level data compression scheme. An implementation includes an integrated circuit, a network...
Invention Network-on-chip architecture for handling different data sizes. A network-on-chip (NoC) includes...
Invention Chip bump interface compatible with different orientations and types of devices. Embodiments her...
2024 Invention Systems and methods for parallelization of embedding operations. A disclosed method may include ...
Invention Integrated circuit package with multi-chambered thermal control device. Disclosed herein are the...
Invention An area and power efficient clock data recovery (cdr) and adaptation implementation for dense wav...
Invention Controller for an array of data processing engines. Embodiments herein describe integrating an ac...
Invention Integrating an ai accelerator with a cpu on a soc. Embodiments herein describe integrating an Al ...
Invention Probing bump placement over multiple via openings. A method for probing power contact pads on an...
Invention Thermo-mechanical device for computing system. Disclosed herein are thermal management devices a...
Invention Process variation-tolerant cascaded tapered optical ring resonators. Embodiments herein describe ...
Invention Mismatch resistant thermal control loop for cascaded optical ring resonators. An integrated circu...
Invention Deterministic built-in self-test. Embodiments herein describe a computer architecture including ...
Invention Methodology to achieve transaction redundancy in memory constrained devices. Embodiments herein ...
Invention Memory lifecycle state sensors. Examples herein describe memory lifecycle state sensors. A memor...
Invention 3d splintered physically unclonable function (3d-spuf). Embodiments herein describe a 3D splinte...
Invention System-level data compression scheme. An implementation includes an integrated circuit, a networ...
Invention Cram validation using an external device. Embodiments herein describe CRAM validation using an e...
Invention Network-on-chip having an integrated cache controller circuitry. An integrated circuit device in...
Invention Modular interconnect for an integrated circuit device. An integrated circuit device includes a n...
Invention On-site updating of machine learning models and machine learning models incorporating hardware an...
Invention Multi-wavelength polarization diversified optical receiver configuration. Examples herein descri...
Invention Injection locked phase rotator. An injection locked ring oscillator (ILRO) system is disclosed. ...
Invention Configuration of manager-subordinate connectivity paths of a system-on-chip. A connectivity tool...
Invention Oscillator with offset calibration. A method of using an oscillator circuit is disclosed. The me...
Invention Clock modulation schemes in integrated circuits. An integrated circuit (IC) includes a clock mod...
Invention Pim cancellation adapt architecture. Embodiments herein describe a circuit including a passive i...
Invention Address translation structure for accelerators. Embodiments herein describe a computer architect...
Invention Tdisp support in a fpga-embedded device. Embodiments herein describe a circuit including a user ...
2023 Invention Power reduction in an array of data processing engines. Embodiments herein describe a hardware a...
Invention Controller for an array of data processing engines. Embodiments herein describe integrating an a...
Invention Integrating an ai accelerator with a cpu on a soc. Embodiments herein describe integrating an AI...
Invention Systems and methods for scalable communications. Described herein are systems and methods for sc...
Invention Power domains in a system on a chip. Embodiments herein describe a hardware accelerator that inc...
Invention Transceiver loopback testing. A transceiver circuit is disclosed, the transceiver circuit includ...
Invention Reduction of stuck channels at a neural network. A processing system identifies and removes stuc...
Invention Prediction-based extrapolation of pixels for improved video compression. Methods and systems for...
Invention Method and system for rendering event data from subsystems in different clock domains according t...
Invention Mitigation of control set packing restrictions for integrated circuits. Mitigation of controls s...
Invention Fine-tuning of neural networks. Techniques are described for fine-tuning a neural network. A plu...
Invention Loop pipelining semantics using structured control flow (scf) operations with explicitly passed-i...
Invention Substrate noise isolation structures for electronic devices. Techniques for substrate noise isol...
Invention Polynomial root search circuitry. Examples herein describe polynomial root search circuitry. The...
Invention Thermo-mechanical device for computing system. Disclosed herein are thermal management devices an...
Invention Process variation-tolerant cascaded tapered optical ring resonators. Embodiments herein describe...
Invention Protection of a circuit design within a design container. A key block can be generated from a se...
Invention Systems and methods for decentralized address translation. The disclosed computer-implemented met...
2021 Invention Dynamic adjustment of floating point exponent bias for exponent compression. Approaches for compr...
Invention Determining quantization scale factors for layers of a machine learning model. Approaches for det...
2020 P/S System on module, namely, integrated board-level circuits that integrate a system function in a s...
P/S System on module, namely, a board-level circuit that integrates a system function in a single mo...
2019 P/S Downloadable computer software platform for the design, programming and operation of integrated c...
P/S Downloadable computer software platform for the design, programming and operation of integrated ...
P/S Integrated circuits and semiconductors; computer accelerator boards; computer accelerator cards;...
P/S Integrated circuits; integrated circuits in the nature of integrated multi-core heterogeneous co...
2018 P/S Integrated circuits and semiconductors; computer accelerator boards; computer accelerator cards; ...
P/S Integrated circuits; integrated circuits in the nature of integrated multi-core heterogeneous com...
P/S Computer accelerator boards; computer accelerator cards; computing memory modules; computer add-i...
2017 P/S Computer software for implementing a network protocol stack, not for use in testing website funct...
P/S Computer software and hardware for monitoring and securing network data, enable multiple services...
P/S Computer hardware, wide-area computer networks hardware, peer-to-peer computer networks hardware,...
2015 P/S Semiconductors; integrated circuits; programmable logic integrated circuits; field programmable g...
P/S Technical consultation in the field of engineering of semiconductors, integrated circuits, progra...
P/S Computer software for design, programming, and operation of integrated circuits
P/S Computer software for design, programming, and operation of integrated circuits.
2012 P/S Computer software systems for packet recordation or storage, time-stamping, time synchronization,...
2011 P/S Computer hardware, namely, integrated circuits; integrated circuit, namely, field programmable ga...
P/S Computer hardware, namely, integrated circuits; integrated circuit, namely, field programmable g...
P/S Computer software for design, programming, and operation of programmable gate arrays.
P/S Integrated circuits, namely, field programmable gate arrays; computer software for design, progr...
2010 P/S Computer software for implementing network communications, computer software used to accelerate n...
P/S Computer software; computer software which implements a network protocol stack.
P/S Integrated circuits, namely field programmable gate arrays; computer software for design, program...
P/S Computer software for design, programming, and operation of programmable gate arrays
P/S Integrated circuits, namely, field programmable gate arrays [ ; computer software for design, pro...
P/S Integrated circuits, namely field-programmable gate arrays.
P/S Integrated circuits, namely field programmable gate arrays; computer software for design, progra...
P/S Integrated circuits; field programmable gate arrays; computer software for the design, programmin...
P/S Integrated circuits, namely, field programmable gate arrays
P/S Integrated circuits; field programmable gate arrays; computer software for the design, programmi...
P/S Integrated circuits; Integrated circuits in the nature of field programmable gate arrays
2009 P/S Data processing equipment and computers; computer hardware and firmware; computer software; compu...
2007 P/S Computer hardware, namely, integrated circuits, semiconductors, computer cables, printed circuit ...
P/S Computer software which implements a network protocol stack not for use in testing website functi...
P/S Computer software, namely, software for use in design and programming in the field of integrated ...