2025
|
G/S
|
Computer hardware and computer software, namely, compute subsystems featuring standardized and op... |
|
G/S
|
Development of voluntary standards for the interoperability and security of computer instruction ... |
|
G/S
|
Computer software development tools in the field of artificial intelligence; computer software an... |
|
Invention
|
Processing unit for performing operations of a neural network.
A processing unit is described th... |
|
Invention
|
Data stream processor.
Provided is a data stream processor comprising a streamed data transceive... |
|
Invention
|
Bit plane encoding of data arrays.
Disclosed herein is a method of encoding an array of data ele... |
|
G/S
|
Integrated circuits; semiconductors; system-on-chip devices; microprocessors; processors [central... |
|
G/S
|
Integrated circuits; Semiconductors; System-on-chip devices; Microprocessors; Processors central ... |
|
Invention
|
Display processor.
A display processing unit for a data processing system comprises an input uni... |
|
Invention
|
Video processor.
A video processor (video processing unit, ‘VPU’) is provided having one or more... |
|
Invention
|
Graphics processing. A graphics processor (60) that is operable to generate a render output by pe... |
|
Invention
|
Access control information. Memory access control circuitry controls access to a memory system in... |
|
Invention
|
Authentication code setting instruction and authentication code checking instruction. In response... |
|
Invention
|
Validation of integrity confirmation information. There is provided an apparatus, a method, and a... |
|
Invention
|
Vector cryptographic processing. Apparatuses, methods, and computer program products are disclose... |
|
Invention
|
Data-access-to-tag check. An apparatus incudes:tag checking circuitry to perform a tag check in r... |
|
Invention
|
An authentication code generating class of instructions. There is provided an apparatus, a method... |
|
Invention
|
Isolated address region assignment updating instruction. In response to instruction decoding circ... |
|
Invention
|
Tlb invalidation instruction. A translation lookaside buffer invalidation (TLBI) instruction is d... |
|
Invention
|
Vector combination instruction. There is provided an apparatus, a method, and a computer program.... |
|
Invention
|
Interleaved memory transaction tracking for transactions with unrelated lengths.
A first series ... |
|
Invention
|
Tag-locating address determination. Based on a data-locating address identifying a location of a ... |
|
Invention
|
Tag-locating-address translation operation. In response to a tag-checked memory access instructio... |
|
Invention
|
Selection of tag translation mode. Address translation circuitry determines whether a first or se... |
|
Invention
|
Compare command. An apparatus comprises decoding circuitry to decode a compare-and-conditional-ad... |
|
Invention
|
Technique for controlling stashing of data. An apparatus has decoder circuitry within a first pro... |
|
G/S
|
Electronic data processing equipment; computer hardware; integrated circuits; semiconductors; sys... |
2024
|
G/S
|
Downloadable open-source computer software for accelerating and optimizing artificial intelligenc... |
|
Invention
|
Re-accessing data. A processor comprising storage, execution circuitry and a handling unit config... |
|
Invention
|
Allocation of store buffer entries. Apparatuses, systems, methods, computer-readable media, and c... |
|
Invention
|
Occurrence count storage.
There is provided an apparatus comprising hash circuitry to generate h... |
|
Invention
|
Memory controller with speculative precursor commands. A memory controller includes a command sch... |
|
Invention
|
Reduced precision neural federated learning.
An end user device receives a neural network model ... |
|
Invention
|
Efficient resource allocation.
The present disclosure relates to a graphics processor having a p... |
|
Invention
|
Graphics processing unit and method of graphics processing.
A method of operation of a tile-base... |
|
Invention
|
Circuitry including scan and non-scan registers.
Briefly, example apparatuses, articles of manuf... |
|
Invention
|
Method and apparatus for flit format conversion.
An apparatus and method for converting flit for... |
|
Invention
|
Graphics processing.
When a graphics processor is executing a pipeline stage that generates a re... |
|
Invention
|
Graphics processing systems.
A graphics processor comprising processing circuits to execute a pl... |
|
Invention
|
Graphics processors.
A command for causing a graphics processor to perform processing work for a... |
|
Invention
|
Graphics processing.
When executing a tile-based graphics processing pipeline, one or more geome... |
|
Invention
|
Graphics processing systems.
A graphics processor that is operable to execute a processing pipel... |
|
Invention
|
Graphics processing systems.
A graphics processor comprising one or more processing circuits tha... |
|
Invention
|
Graphics processing.
A tile-based graphics processing system is disclosed. The graphics processi... |
|
Invention
|
Data processing systems.
A data processing system and method for performing processing relating ... |
|
Invention
|
Compare command.
An apparatus comprises decoding circuitry to decode a compare-and-conditional-a... |
|
Invention
|
Technique for controlling stashing of data.
An apparatus has decoder circuitry within a first pr... |
|
Invention
|
Graphics processing.
A graphics processor that is operable to generate a render output by perfor... |
|
Invention
|
Prefetch pattern selection. There is provided an apparatus, a system, a chip containing product, ... |
|
Invention
|
Method for performing a fork operation on a multithreaded application to support in-memory checkp... |
2023
|
G/S
|
Instruction set architectures (computer programs); interfaces between computer hardware and compu... |
|
G/S
|
Graphics processing units (GPUs); semiconductors; integrated circuits; computer software used in,... |
|
G/S
|
Instruction set architectures (computer programs);
interfaces between computer hardware and comp... |
|
G/S
|
Instruction set architectures; interfaces between computer hardware and computer software; microp... |
|
Invention
|
Run-time modification of a field programmable gate array or a coarse grained reconfigurable array... |
|
Invention
|
Data processing systems for a command stream. There is provided a data processing system comprisi... |
2022
|
G/S
|
Graphics processing units (GPUs); semiconductors; integrated
circuits; computer software used in... |
|
G/S
|
Instruction set architectures, namely, downloadable computer software instructions designed to fu... |
|
G/S
|
Graphics processing units (GPUs); semiconductors; integrated circuits; downloadable computer soft... |
2021
|
G/S
|
Downloadable video recordings featuring educational videos about technological goods in the natur... |
|
G/S
|
Computer hardware, namely, firewalls and networks security
devices in the nature of network rout... |
|
G/S
|
Semiconductors; integrated circuits; microprocessors; processors in the nature of central process... |
|
G/S
|
Semiconductors; integrated circuits; microprocessors;
processors [central processing units]; ins... |
2020
|
G/S
|
Collection, analysis, and results-distribution of operational data for providers of IoT systems a... |
|
G/S
|
Electronic publications (downloadable or streamable) in the nature of electronic test certificate... |
|
G/S
|
Computer hardware and computer software for the design, development, modelling, simulation, compi... |
|
G/S
|
Interfaces between computer hardware and computer software; computer hardware and computer softwa... |
2019
|
G/S
|
Interfaces between computer hardware and computer software;
computer hardware and computer softw... |
|
G/S
|
Interface for computers namely computer interface boards and interface circuits to enable program... |
|
G/S
|
Semiconductors; interfaces between computer hardware and computer software; microprocessors; micr... |
|
G/S
|
Electronic data transmission services for the dissemination and exchange of profiles of IoT devic... |