|
2026
|
P/S
|
Electronic publications, downloadable, in the nature of instruction manuals, user manuals, techni... |
|
|
P/S
|
Custom manufacturing of chips [integrated circuits] for
others; custom manufacture of semiconduc... |
|
|
P/S
|
Integrated circuits; semiconductors; system-on-chip devices; microprocessors; processors [central... |
|
|
P/S
|
Integrated circuits; semiconductors; system-on-chip devices;
microprocessors; processors [centra... |
|
|
P/S
|
Custom manufacturing of chips [integrated circuits] for others; Custom manufacture of semiconduct... |
|
|
P/S
|
Custom manufacturing of computer chips being integrated circuits for others; Custom manufacture o... |
|
|
Invention
|
Graphics processing systems.
When generating a graphics processing output by assembling a sequen... |
|
|
Invention
|
Method, system and program for data processing.
A method of data processing in a data processing... |
|
|
Invention
|
Debugging instruction execution errors in a simulated computer system.
A computing system and as... |
|
|
Invention
|
Methods and systems for data transfer.
Disclosed is an apparatus comprising: instruction decodin... |
|
|
P/S
|
Downloadable computer software for computer system and application development, deployment and ma... |
|
|
P/S
|
Computer software; computer software development tools; computer software development tools in th... |
|
|
P/S
|
Development of voluntary standards for the interoperability and security of computer instruction ... |
|
|
Invention
|
Dual-sided vertical integrated voltage regulator. An integrated circuit assembly comprises an int... |
|
|
Invention
|
Graphics processing.
A graphics processing system that comprises a graphics processor operable t... |
|
2025
|
Invention
|
Discard control metadata. Interconnect circuitry comprises: receiving interface circuitry configu... |
|
|
Invention
|
Cache level selection. An apparatus comprises cache control circuitry to allocate, to a cache hie... |
|
|
Invention
|
Mark-live instruction. An apparatus comprises instruction decoding circuitry configured to decode... |
|
|
Invention
|
Mark-dead instruction. An apparatus comprises instruction decoding circuitry to decode instructio... |
|
|
Invention
|
Integrated circuit substrate stiffener. An integrated circuit assembly comprises a substrate, and... |
|
|
P/S
|
Integrated circuits; semiconductors; system-on-chip devices; microprocessors; processors, namely,... |
|
|
P/S
|
Integrated circuits; semiconductors; system-on-chip devices; microprocessors; processors [ centra... |
|
|
Invention
|
Using throttler for droop mitigation. A clock throttler circuit for droop mitigation and disclose... |
|
|
Invention
|
Agentic ai systems and methods of context disambiguation. The present disclosure relates to a sys... |
|
|
Invention
|
Dual-sided vertical integrated voltage regulator.
An integrated circuit assembly comprises an in... |
|
|
Invention
|
Throttler based mitigator. A throttler based mitigator including circuitry, related methods and s... |
|
|
Invention
|
Clock throttler architecture. Clock throttler architecture including clock throttler circuitry, r... |
|
|
P/S
|
Integrated circuits; Semiconductors; System-on-chips; Microprocessors; Computer central processin... |
|
|
P/S
|
Integrated circuits; semiconductors; electronic circuits for system- on-chip devices; microproces... |
|
|
P/S
|
Integrated circuits; semiconductors; electronic circuits for
system- on-chip devices; microproce... |
|
|
P/S
|
Computer hardware and recorded computer software, namely, computer subsystems featuring standardi... |
|
|
P/S
|
Computer hardware and recorded computer software, namely, computer subsystems comprised of standa... |
|
|
P/S
|
Computer software development tools in the field of artificial intelligence; computer software an... |
|
|
Invention
|
Expandable instruction set.
An apparatus comprises front end circuitry configured to fetch and d... |
|
|
Invention
|
Power management systems and circuitry.
Power multiplexer circuitry, systems, and methods. Power... |
|
|
Invention
|
Arithmetic combination operation.
There is provided an apparatus comprising decoder circuitry, r... |
|
|
Invention
|
Variable-length instruction set mode.
In a variable-length instruction set mode, front end circu... |
|
|
Invention
|
Container-based instruction set.
An apparatus comprises: front end circuitry configured to fetch... |
|
|
Invention
|
Contention hint instruction.
An apparatus comprises instruction decoding circuitry configured to... |
|
|
Invention
|
Prediction circuitry.
There is provided an apparatus comprising processing circuitry to perform ... |
|
|
Invention
|
Value prediction.
An apparatus comprises value prediction storage storing value prediction entri... |
|
|
Invention
|
Prediction of a change in control flow.
There is provided an apparatus comprising history storag... |
|
|
Invention
|
Storage meta data interrogation.
Systems and methods for determining whether a region of storage... |
|
|
Invention
|
Processing control of data elements in data processing systems.
A data processing system is disc... |
|
|
Invention
|
Accelerator having port to virtual memory address association logic.
Briefly, example apparatuse... |
|
|
Invention
|
Gtp reset circuitry and methods.
A circuit for selective write pulse extension including: a firs... |
|
|
Invention
|
Data processing system.
A method of operating a data processing system, a data processing system... |
|
|
Invention
|
Discard control metadata.
Interconnect circuitry comprises: receiving interface circuitry config... |
|
|
Invention
|
Mark-dead instruction.
An apparatus comprises instruction decoding circuitry to decode instructi... |
|
|
Invention
|
Cache level selection.
An apparatus comprises cache control circuitry to allocate, to a cache hi... |
|
|
Invention
|
Mark-live instruction that sets discard-eligibility metadata in cache lines for use by mark-dead ... |
|
2024
|
Invention
|
Integrated circuit substrate stiffener.
An integrated circuit assembly comprises a substrate, an... |
|
|
Invention
|
Opacity micromap rounding.
Systems and methods of graphics processing in which property values f... |
|
|
Invention
|
Bitline precharge circuitry and methods.
A circuit includes first and second logic gates, where ... |
|
|
Invention
|
Agentic ai systems and methods of context disambiguation.
The present disclosure relates to a sy... |
|
|
Invention
|
Safety-critical monitoring.
A monitoring system for high-integrity monitoring of a safety-critic... |
|
|
Invention
|
Performance queries in graphics processing.
Graphics processors and methods of operating a graph... |
|
|
Invention
|
Method and system for power management.
The present technology is directed to a method, circuit ... |
|
|
Invention
|
Control stack load elimination.
Control stack information tracking circuitry tracks, in a last-i... |
|
|
Invention
|
Graphics processing.
In a graphics processor that is configured to execute a tile-based graphics... |
|
|
Invention
|
Power gating circuitry and methods.
In one implementation, a circuit for power-switching include... |
|
|
Invention
|
Using throttler for droop mitigation.
A clock throttler circuit for droop mitigation and disclos... |
|
|
Invention
|
Delay line unit circuits and methods.
A circuit includes: one or more delay line units, where ea... |
|
|
Invention
|
Hazard-checking in task delegation.
An apparatus for data processing comprises a data processing... |
|
2023
|
Invention
|
Graphics processors.
When performing tile-based rendering a first, pre-pass operation in which p... |
|
|
Invention
|
Resource usage transition hints.
There is provided a control apparatus in which assertion circui... |
|
|
Invention
|
Apparatus comprising interrupt tracking circuitry.
An apparatus (10) and a method are provided, ... |
