|
2026
|
Invention
|
Fiber array unit including front side mirror and method of making the same.
A fiber array unit i... |
|
|
Invention
|
Package structure including a backside metal film on a semiconductor die and a thermally conducti... |
|
|
Invention
|
Semiconductor module incluing active local silicon interconnect (lsi) die and methods of forming ... |
|
|
Invention
|
Semiconductor device and method.
In an embodiment, a method may include forming a multi-layer st... |
|
|
Invention
|
Photonic device.
A photonic device includes an optical coupler, a photodetector, a waveguide str... |
|
|
Invention
|
Flash memory with stackable memory cells.
Some embodiments relate to a memory cell. The memory c... |
|
|
Invention
|
Polish apparatus and methods for use.
A chemical mechanical polish apparatus and methods for man... |
|
|
Invention
|
Floating-point computation device and method.
In some embodiments, a computing method includes, ... |
|
|
Invention
|
Semiconductor structure.
A semiconductor structure includes a substrate, channel layers, source/... |
|
|
Invention
|
Semiconductor processing tool and methods of operation.
Some implementations described herein pr... |
|
|
Invention
|
Semiconductor structure and method of manufacturing the same.
A method for manufacturing a semic... |
|
|
Invention
|
Silicide regions and the methods of forming the same.
A method includes forming a source/drain r... |
|
|
Invention
|
Semiconductor device.
A semiconductor device includes a die, a first insulating layer, a second ... |
|
|
Invention
|
Computing circuit, memory cell, and compute-in-memory device.
This disclosure provides a computi... |
|
|
Invention
|
Fin field effect transistor (finfet) device and method for forming the same.
A fin field effect ... |
|
|
Invention
|
Magnetic tunnel junction stack and method for manufacturing the same.
A magnetic tunnel junction... |
|
|
Invention
|
Semiconductor device and method for defect reduction.
In some implementations, a method may incl... |
|
|
Invention
|
Gap fill approach for high aspect ratio sheet-sheet spacing on nano-sheet structure.
A semicondu... |
|
|
Invention
|
Integrated circuit package and method.
A method of manufacturing a semiconductor device, the met... |
|
|
Invention
|
Integrated circuit packages and methods.
An integrated circuit package including integrated circ... |
|
|
Invention
|
Semiconductor device and methods of formation.
A sealing layer is formed around a contact struct... |
|
|
Invention
|
Multi-layer sub pad for cmp processes.
An apparatus includes a top pad comprising a plurality of... |
|
|
Invention
|
Data backup unit for static random-access memory device.
Various embodiments of the present appl... |
|
|
Invention
|
Apparatuses and methods for reducing particle contamination of wafers during transfer.
A load-lo... |
|
|
Invention
|
Semiconductor device with non-conformal work function layers and methods of fabrication thereof. ... |
|
|
Invention
|
Structure for microelectromechanical systems (mems) devices to control pressure at high temperatu... |
|
|
Invention
|
Method and structure for diodes with backside contacts.
A semiconductor structure includes a wel... |
|
|
Invention
|
Fan-out stacked package and methods of making the same.
In an embodiment, a package includes a f... |
|
|
Invention
|
High efficiency optical coupler.
Some embodiments relate to an optical module including a substr... |
|
|
Invention
|
System and method for synchronizing an oscillator output signal with a reference input signal.
A... |
|
|
Invention
|
Differentiated sheet height in adjacent nanosheet stacks.
A semiconductor device including a sub... |
|
|
Invention
|
Complementary field effect transistor.
An IC device in some embodiments includes a first conduct... |
|
|
Invention
|
Metal-insulator-metal structures and methods of forming the same.
Forming a barrier layer and re... |
|
|
Invention
|
Match-slave latch with skewed clock.
Circuits, systems, and methods are described herein for gen... |
|
|
Invention
|
High electron mobility transistor with helping gate.
Some embodiments relate to an integrated de... |
|
|
Invention
|
Pellicle for euv lithography masks and methods of manufacturing thereof.
A pellicle for an extre... |
|
|
Invention
|
Methods of applying strain to cfet and the structures thereof.
A method includes forming a first... |
|
|
Invention
|
Systems and methods for multi-pumping memory with flip-flop interface.
A memory circuit includes... |
|
|
Invention
|
Semiconductor device and formation method thereof.
A method includes forming a lower source/drai... |
|
|
Invention
|
Complimentary fet (cfet) devices and methods.
A method includes forming a first transistor of a ... |
|
|
Invention
|
Method of fin selection for improved performance in semiconductor devices.
A method includes rec... |
|
|
Invention
|
Photo detector and manufacturing method thereof.
A photo detector includes a substrate, an excit... |
|
|
Invention
|
Photonic structure and methods of manufacturing.
Some implementations described herein provide a... |
|
2025
|
Invention
|
Computer-in-memory (cim) system implementing sparsity for computation acceleration.
This disclos... |
|
|
P/S
|
Semiconductors; computer memory chips; wafers, namely, silicon wafers and semiconductor wafers; a... |
|
|
Invention
|
Semiconductor device structure and methods of forming the same.
Embodiments of the present discl... |
|
|
Invention
|
Semiconductor device and manufacturing method thereof.
A method includes: forming a trench in a ... |
|
|
Invention
|
Memory device and method of detecting information state of memory cell of memory device.
An embo... |
|
|
Invention
|
Semiconductor device and methods of formation.
A semiconductor device may be manufactured to inc... |
|
|
Invention
|
Memory devices and methods of manufacturing thereof.
A circuit includes a plurality of first mem... |
|
|
Invention
|
Lithography method.
A lithography method comprises the following steps. A target layer is formed... |
|
|
P/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits Product resear... |
|
2024
|
P/S
|
Semiconductors; computer memory chips; wafers, namely, silicon wafers and semiconductor wafers; i... |
|
|
P/S
|
Custom manufacture of semiconductors and wafers; all the foregoing excluding, computer hardware, ... |
|
2023
|
P/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits. |
|
|
P/S
|
Custom manufacture of semiconductors, computer memory chips, multiprocessor memory chips, semicon... |
|
|
P/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits |
|
2022
|
P/S
|
Semiconductors; computer memory chips, multiprocessor memory chips, semiconductor memory chips, s... |
|
|
P/S
|
Semiconductors; memory chips; semiconductor wafers; integrated circuits; telecommunication device... |
