|
2025
|
P/S
|
Semiconductors; computer memory chips; wafers, namely, silicon wafers and semiconductor wafers; a... |
|
|
P/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits Semiconductors... |
|
|
Invention
|
Ferroelectric memory device and method of fabricating the same.
The present disclosure describes... |
|
|
Invention
|
Vertical dram structure and method.
Embodiments of the present disclosure provide a side-channel... |
|
|
Invention
|
Contact plug structure of semiconductor device and method of forming same.
A semiconductor devic... |
|
|
Invention
|
Method for forming package structure.
A method for forming a package structure is provided. The ... |
|
|
Invention
|
Self-aligned cut-metal layer method and device.
Methods of forming self-aligned vias and devices... |
|
|
Invention
|
End point control in etching processes.
A method includes determining a target etching depth for... |
|
|
Invention
|
Seal ring structure and method of fabricating the same.
A semiconductor structure includes a sub... |
|
|
Invention
|
Gallium nitride-based devices and methods of testing thereof.
A semiconductor device includes a ... |
|
|
Invention
|
Semiconductor devices with backside routing and method of forming same.
In an embodiment, a meth... |
|
|
Invention
|
Semiconductor structure and forming method thereof.
A semiconductor structure and a method for f... |
|
|
Invention
|
Photoresist for semiconductor fabrication.
An organometallic precursor for extreme ultraviolet (... |
|
|
Invention
|
Semiconductor device and method of forming thereof.
A method includes forming a first etch stop ... |
|
|
Invention
|
Memory devices with partially misaligned gap locations and methods of manufacturing thereof.
A s... |
|
|
Invention
|
Self-aligned contact hard mask structure of semiconductor device and method of forming same.
A d... |
|
|
Invention
|
Epitaxial features.
The present disclosure provides a semiconductor device and a method of formi... |
|
|
Invention
|
Latch circuits and methods for operating the same.
A circuit includes a first Dual Interlocked S... |
|
|
Invention
|
Semiconductor device and methods of forming the same.
A method of forming a semiconductor device... |
|
|
Invention
|
High voltage device.
Semiconductor devices and methods are provided. A semiconductor device acco... |
|
|
Invention
|
Semiconductor device having nanosheets.
A method of making a semiconductor device includes deter... |
|
|
Invention
|
Semiconductor package and method of forming the same.
A method includes forming a first conducti... |
|
|
Invention
|
Nfet and pfet with different fin numbers in finfet based cfet.
A method includes forming a compl... |
|
|
Invention
|
Multi-vt solution for bottom and top tier device.
A method includes forming a transistor, which ... |
|
|
Invention
|
Interconnect layout for semiconductor device.
A semiconductor device and a method of forming the... |
|
|
Invention
|
Semiconductor source/drain regions and methods of forming the same.
A device includes a stack of... |
|
|
Invention
|
Electrostatic discharge diodes with different sizes and methods of manufacturing thereof.
A semi... |
|
|
Invention
|
Chip package structure with ring structure and method for forming the same.
A chip package struc... |
|
|
Invention
|
Semiconductor structures and methods of forming the same.
Passive devices are provided. In an em... |
|
|
Invention
|
Stacked semiconductor structure and method of forming the same.
A stacked semiconductor structur... |
|
|
Invention
|
Semiconductor device with backside power rail and method for forming the same.
A semiconductor s... |
|
|
Invention
|
Package structure and manufacturing method thereof.
A package structure includes a first redistr... |
|
|
Invention
|
Nanostructure field-effect transistor device and methods of forming.
A method of forming a semic... |
|
|
Invention
|
Low-noise package and method.
A package structure includes a first redistribution structure, an ... |
|
|
Invention
|
Rough buffer layer for group iii-v devices on silicon.
Various embodiments of the present applic... |
|
|
Invention
|
Redistribution structure with warpage tuning layer.
A semiconductor device includes: a die havin... |
|
|
Invention
|
Inner spacer formation through stimulation.
A method includes forming a stack of layers, which i... |
|
|
Invention
|
Mixed complementary field effect and unipolar transistors and methods of forming the same.
Embod... |
|
|
Invention
|
Optical coupling adapter for fiber-to-chip integration.
A method includes forming an optical eng... |
|
|
Invention
|
Forming isolation regions with low parasitic capacitance and reduced damage.
A method includes f... |
|
|
Invention
|
Package connectors in semiconductor packages and methods of forming.
A package includes a first ... |
|
|
Invention
|
Semiconductor structure with stress relief layer and the methods forming the same.
A method incl... |
|
|
Invention
|
Bipolar selector with independently tunable threshold voltages.
Various embodiments of the prese... |
|
|
Invention
|
Bottom electrode via and conductive barrier design to eliminate electrical short in memory device... |
|
|
Invention
|
Embedded integrated voltage regulator.
A method includes forming integrated circuit devices on a... |
|
|
Invention
|
Semiconductor package and method.
A method includes forming a redistribution structure over a ca... |
|
|
Invention
|
Crystal seed layer for magnetic random access memory (mram).
Some embodiments relate to a memory... |
|
|
P/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits Product resear... |
|
2024
|
P/S
|
Semiconductors; computer memory chips; wafers, namely, silicon wafers and semiconductor wafers; i... |
|
|
Invention
|
Memory device and method for maintaining time margin between consecutive memory access operations... |
|
|
Invention
|
Semiconductor device and formation method thereof.
A method of forming a semiconductor device co... |
|
|
Invention
|
Semiconductor structures and manufacturing method of the same.
A package structure and manufactu... |
|
|
Invention
|
Capacitor structure and method for forming the same.
A capacitor structure includes a bottom ele... |
|
2023
|
P/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits. |
|
|
P/S
|
Custom manufacture of semiconductors, computer memory chips, multiprocessor memory chips, semicon... |
|
|
P/S
|
Custom manufacture of semiconductors, memory chips, wafers and integrated circuits |
|
2022
|
P/S
|
Semiconductors; computer memory chips, multiprocessor memory chips, semiconductor memory chips, s... |
|
|
P/S
|
Semiconductors; memory chips; semiconductor wafers; integrated circuits; telecommunication device... |
